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Abstract
Photovoltaic (PV) energy has become increasingly popular worldwide. As
an indispensable part in PV power systems, inverters play a crucial role in
reducing volume, enhancing system reliability, and lowering the levelized
cost of energy (LCOE). PV inverters can be classified into central, string, and
micro- inverters. Notably, the market share of microinverters in residential
PV systems has been increasing due to their abilities to achieve the module-
level maximum power point tracking (MPPT), and module-level monitoring
and troubleshooting. Nevertheless, there are still challenges which should
be properly addressed in order to improve the essential performances of PV
microinverter systems.
Firstly, the power conversion efficiency of a PV microinverter is still rela-
tively low compared with transformerless string inverters. Particularly, it is
challenging for a microinverter to maintain high efficiencies over a wide PV
operating range. Therefore, new topologies and control methods are required
to improve the efficiency performance of microinverter such that the advan-
tages of PV microinverter systems in energy yields can be strengthened.
Secondly, there is a trend that a PV microinverter will be integrated into
a PV module, which implies that the future microinverter should be more
compact and of low physical profile. In addition, it is reported that the price
per unit of electricity of a PV microinverter is higher than those of string and
central inverters. Hence, the volume and cost metrics of PV microinverters
need to be upgraded.
Thirdly, the panel-embedded microinverter may be inevitably heated up
by the PV panel, accelerating the degradation of components. Also, due to
the higher number of components used in the microinverter-based PV power
systems, the reliability performance may be deteriorated. Consequently, the
reliability evaluation and reliability-oriented design of PV microinverters be-
come paramount.
To tackle those issues and thus enable a compact, low-cost-of-energy and
reliable PV microinverter system, this PhD project discusses the correspond-
ing solutions.
Increasing the power conversion efficiency and reducing the power losses
iii
can significantly enhance the energy yield and reliability of a PV microin-
verter. For a two-stage single-phase PV microinverter, the DC-AC stage im-
plemented with the classic full-bridge inverter topology can achieve a high
efficiency, whereas it is challenging for the front-end DC-DC stage to main-
tain high efficiencies over wide PV voltage and power ranges. Therefore,
this PhD thesis proposes a new isolated series resonant DC-DC converter
which can cope with a wide input voltage range along with a variable DC-
link voltage control. The operation principle and key characteristics of the
proposed converter are analyzed. A 1-MHz 250-W PV microinverter pro-
totype has been built and tested to verify the theoretical analysis and the
feasibility of the proposed converter. Additionally, a structure-reconfigurable
SRC is also discussed for the grid-connected PV microinverter systems with
a wide-input voltage range and different grid voltage levels, i.e., 110/120 V
and 220/230/240 V.
PV microinverters are typically enclosed in a compound-filled case which
prevents the erosion of critical components from humidity. Thus, the tem-
perature cycling is reported as the most significant stressor that affects the
reliability of microinverter products. Electro-thermal modeling is crucial to
the junction/hotspot temperature prediction and reliability evaluation of de-
vices and systems. In this regard, critical parameters and power loss char-
acteristics are modeled for a series of 650-V GaN enhancement-mode high-
electron-mobility transistors (eHEMTs). As another important part in high-
power-density power electronic converter, printed circuit board (PCB) vias
and pads are also analytically modeled concerning their thermal resistance.
An optimal design trajectory and an algorithm are proposed for PCB vias
and pads, respectively. Finite element method (FEM) simulations and exper-
imental tests are further conducted to verify the built thermal models.
The three performance metrics of a PV microinver, i.e., cost, volume and
reliability, all are concerned by the industry. In this regard, a cost-volume-
reliability Pareto optimization method is proposed for a PV microinverter.
The modeling process of power loss, thermal impedance, lifetime, cost, and
volume of components are conducted. Then the cost-volume-reliability Pareto
optimization method is executed, yielding a Pareto front which enables a de-
sign trade-off among the three performance metrics.
Furthermore, this PhD thesis exemplifies the procedure and function of a
reliability-oriented design method. As a case study, the electro-thermal and
lifetime modeling of components is carried out for an impedance-source PV
microinverter product. Then, the wear-out performance of the PV microin-
verter product is analyzed to identify the weakest link which, as a result,
is the DC-link capacitor. Accordingly, the previous DC-link capacitor is re-
placed with a better one, and a variable DC-link voltage control is introduced
to the PV microinverter. It turns out that the adopted measures can signifi-
cantly improve the system reliability.
Dansk Resumé
Solcelle (PV) energi er blevet mere og mere populær over hele verden. Som en
uundværlig del af PV-systemer spiller vekselrettere en afgørende rolle i at re-
ducere størrelse, forbedre systemets pålidelighed og sænke Levelized Cost of
Energy (LCOE). PV-vekselrettere, også kaldet PV-invertere, kan klassificeres i
central-, streng- og mikroinvertere. Markedsandelen af mikroinvertere i res-
identielle PV-systemer er især stigende på grund af deres evne til at opnå
maksimal powerpoint tracking (MPPT), overvågning og fejlfinding på mod-
ulniveau. Ikke desto mindre er der stadig udfordringer, som bør adresseres
for at forbedre PV-mikroinverter-systemer på en række essentielle områder.
For det første er effektiviteten af en PV-mikroinverter stadig relativt lav
sammenlignet med transformerløse strengomformere. Det er især udfor-
drende for en mikroinverter at opretholde høj effektivitet over et bredt PV-
driftsområde. Derfor er der brug for nye topologier og kontrol for at forbedre
mikroinverterens effektivitet, således at PV-mikroinverter-systemers fordel
med hensyn til energiudbytte kan styrkes.
For det andet er der en tendens til at en PV-mikroinverter integreres i
et PV-modul, hvilket indebærer, at den fremtidige mikroinverter skal være
mere kompakt og med lille fysisk profil. Derudover er det rapporteret at
prisen pr. enhed produceret energi for er højere for en PV-mikroinverter end
for streng- og centrale vekselrettere. Derfor skal volumen og omkostningerne
for PV-mikroinvertere sænkes.
For det tredje vil den panelindlejrede mikroinverter uundgåeligt opvarmes
af PV-panelet og fremskynde nedbrydningen af elektriske komponenter. På
grund af det højere antal elektroniske komponenter der anvendes i de mikroin-
verterbaserede PV-strømsystemer kan pålideligheden forringes. På baggrund
af dette bliver pålidelighedsevaluering og pålidelighedsorienteret design af
PV-mikroinvertere afgørende.
For at løse disse problemer og dermed muliggøre et kompakt, billigt og
pålideligt PV-mikroinvertersystem, diskuterer dette ph.d.-projekt de tilsvarende
løsninger.
Forøgelse af effektiviteten og reduktion af effekttabet kan betydeligt øge
energiproduktionen og pålideligheden af en PV-mikroinverter. For en to-
v
trins en-faset PV-mikroinverter kan DC-AC-trinet, implementeret med den
klassiske fuldbro-inverter-topologi, opnå en høj effektivitet, mens det er ud-
fordrende for DC-DC-trinet foran at opretholde høj effektivitet over bred vifte
af PV spændinger og effektområder. Derfor foreslår denne ph.d.-afhandling
en ny isoleret serie-resonans DC-DC-konverter, som kan klare et bredt in-
dgangsspændingsområde sammen med en variabel DC-link spændingskon-
trol. Operationsprincippet og nøglekarakteristika for den foreslåede kon-
verter analyseres. En 1-MHz 250-W PV mikroinverter prototype er blevet
bygget og testet for at verificere den teoretiske analyse og gennemførlighe-
den af den foreslåede konverter. Derudover diskuteres en strukturkonfigurér-
bar SRC også for de netforbundne PV-mikroinverter-systemer med et bredt
indgangsspændingsområde og forskellige netniveauer, dvs. 110/120 V og
220/230/240 V.
PV mikroinvertere er typisk pakket i en beskyttende indstøbning, der
forhindrer korrosion af kritiske komponenter på grund af luftfugtighed. Således
rapporteres temperatursvingninger som den mest signifikante stressor, der
påvirker pålideligheden af mikroinvertere. Nøjagtige elektro-termiske mod-
eller er afgørende for at forudsige junction/hotspot temperatur og pålide-
ligheden af enheder og systemer. I denne henseende modelleres vigtige
parametre og effekttabskarakteristik for en serie af 650 V GaN-enhancement-
mode høj-elektron-mobilitetstransistorer (eHEMT’er). Som en anden vigtig
del i højeffektdensitets-konvertere er printkort (PCB), viaer og pads også an-
alytisk modelleret med hensyn til deres termiske modstand. En optimal de-
signprocedure og en algoritme foreslås for henholdsvis PCB vias og pads.
Finite element method (FEM) simuleringer og eksperimentelle tests udføres
for at verificere de opbyggede termiske modeller.
De tre præstationskriterier for en PV-mikroinverter, dvs. omkostning, vol-
umen og pålidelighed, er alle vigtige for industrien. I denne henseende fores-
lås en Pareto-optimeringsmetode for en pris-volumen-pålidelighedsoptimering
af en PV-mikroinverter. Modelleringen af effekttab, termisk impedans, lev-
etid, omkostninger og volumen af komponenter udføres. Derefter udføres
Pareto-optimeringsmetoden, som giver en pris-volumen-pålidelighed. Dette
giver en Pareto-front, der muliggør en afvejning af design blandt de tre præs-
tationskriterier.
Desuden præsenterer denne ph.d.-afhandling et eksempel for proceduren
og funktionen af en pålidelighedsorienteret designmetode. Som en case-
undersøgelse udføres elektro-termisk- og levetidsmodellering af komponen-
ter for en Impedance-Source PV-mikroinverter. Derefter analyseres wear-out
analyse af PV-mikroinverterproduktet for at identificere det svageste led, som
vises heraf at være DC-link kondensatoren. På baggrund af dette foreslås en
ny variabel DC-spændingskontrol til anvendelse på PV-mikroinverteren, og
den tidligere DC-link kondensator erstattes med et nyt design. Det vises at
dette kan forbedre systemets pålidelighed betydeligt.
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Report
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Chapter 1
Introduction
1.1 Background
The deployment of photovoltaic (PV) is becoming increasingly popular world-
wide. The growth in solar PV capacity in 2016 was larger than any other form
of generation; since 2010, the costs of new solar PV systems have decreased
by 70% [1]. For instance, the past few years have witnessed the rapid growth
of the cumulative PV installation capacity in the US, as shown in Fig. 1.1 [2].
Particularly, since 2015, the residential PV system has exceeded the commer-
cial PV systems in the total installation capacity.
Typically, a PV power system consists of modules, inverters, and other
balance-of-system (BOS) components (structural and electrical components,
e.g., wiring, switches, mounting systems) [2]. As an indispensable part in
a PV power system, the PV inverter plays a crucial role in reducing volume,
enhancing system reliability and lowering the levelized cost of energy (LCOE)
[3]; therefore, the performance optimization of inverters has gained more and
more attention from both academia and industry. For instance, the Little Box
Challenge launched by Google and the institute of electrical and electronics
engineers (IEEE) attracted over 2000 teams from the whole world to register
for the competition [4].
Generally, PV inverters can be classified into three categories: central in-
verters, string inverters, and microinverters. For the microinverter-based PV
power systems, each module is connected to a microinverter, which allows
the module-level maximum power point tracking (MPPT), improved energy
yield from module mismatch reduction, and module-level monitoring and
troubleshooting [2, 5–7]. Moreover, compared with the cental and string in-
verters, the microinverter-based power system is the safest solution as there
is no high DC voltage [2]. These features make microinverters popular in res-
idential PV power system. Consequently, the market share of microinverters
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Fig. 1.1: U.S. PV market growth from 2004 to 2016 [2].
in residential systems has been increasing, e.g., from 12% in 2010 to 53% in
2016 California, US [2].
Nevertheless, there are still several issues with PV microinverters:
• PV microinverters are more expensive than string and central invert-
ers [2, 3, 7]. According to the technical report [2], the prices of miroin-
verters, string inverters and central inverters in the US in 2017 were
0.4 $/Wac, 0.15 $/Wac, and 0.08 $/Wac, respectively. It is a require-
ment that the cost-of-energy performance of PV microinverters should
be lowered.
• The power conversion efficiency of microinverters is still relatively low
compared with transformerless string inverters (e.g., a peak efficiency
of 99.2% is reported in [8]). Thus, the efficiency performance of mi-
croinverters needs to be improved by new topologies and/or control
schemes.
• There is a trend that a PV microinverer will be integrated into a PV
module [9, 10], which implies that the microinverter should be more
compact in the future.
• The panel-embedded microinverter may be inevitably heated up by the
PV panel, accelerating the degradation of components [11, 12]. Fur-
thermore, due to the greater number of components used in the micro-
inverter-based PV power systems, the reliability performance may be
deteriorated [2]. On the other hand, increasing the microinverter reli-
ability results in a longer lifetime, which helps to lower the LCOE of
a PV microinverter system. Therefore, the reliability evaluation and
reliability-oriented design of PV microinverters become paramount.
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Fig. 1.2: Structures of grid-connected PV microinverter systems [6, 7, 13]: (a) HF-link (single-
stage) microinverter, (b) pseudo-DC-link microinverter, (c) DC-link (two-stage) microinverter.
Motivated by the above issues, this PhD project focuses on the topol-
ogy, electro-thermal modeling, reliability-oriented design, and cost-volume-
reliability Pareto optimization of PV microinverters.
1.2 Architectures and Topologies of PV Microin-
verters
1.2.1 Architectures
In the literature, various microinverter topologies can be found. Based on the
structure, these topologies can be categorized into three types [6, 7, 13], i.e.,
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high-frequency (HF) link (single-stage) microinverter [14], pseudo-DC-link
microinverter [15], and DC-link (two-stage) microinverter [16], as shown in
Fig. 1.2.
• HF-link microinverter (cf. Fig. 1.2(a)): The output DC current of a
PV panel is converted into an HF AC current by a DC-AC converter.
Then, the connected AC-AC stage transforms this HF AC current into
a low-frequency (LF) sinusoidal grid current ig(t).
• Pseudo-DC-link microinverter (cf. Fig. 1.2(b)): With an HF DC-DC
stage, the PV current is modulated to a rectified sinusoidal current at
the pseudo-DC-link where the voltage is pulsating as well. The follow-
ing DC-AC stage operates as an unfolder at line frequency, and inverts
the LF pseudo-DC-link current into an LF sinusoidal current ig(t).
• DC-link microinverter (cf. Fig. 1.2(c)): An intermediate DC-link exists
between the DC-DC stage and the DC-AC stage. The DC-link voltage
is regulated to a constant average value with double line frequency
ripples. Both stages are operating at high frequencies.
The output power from a PV module is constant, i.e., DC power, whereas
the delivered power to the grid is pulsating at double line frequency. The
instantaneous power mismatch between the input and output ports must be
decoupled by passive and/or active energy buffers [17].
In the HF-link and pseudo-dc-link microinverters, the energy buffer is
normally placed on the low-voltage PV side. Due to the MPPT requirement,
the PV voltage ripple should essentially be kept constant, leading to the need
for bulky electrolytic capacitors [7, 10]. Thus, the system volume, cost, and
reliability may be compromised. By contrast, the DC-link (two-stage) mi-
croinverter decouple the power mismatch at the high-voltage DC-link. A sig-
nificant ripple voltage is tolerable on this capacitor because the DC-AC stage
can tolerate an input voltage fluctuation and still can deliver sinusoidal power
to the utility [10]. Therefore, low-capacitance high-reliability non-electrolytic
capacitors may be used [10]. Moreover, the DC-link solution enables an easier
performance optimization for each stage and various grid-support function-
alities, e.g., Volt/VAR support [10]. Hence, this solution has been widely
adopted [10, 16, 18, 19]. This research project also focuses on the DC-link
solution.
Fig. 1.3 shows a typical control scheme for DC-link (two-stage) grid-
connected PV microinverters. The front-end DC-DC stage is employed to
achieve the MPPT of the PV panel, whereas the DC-AC inverter stage is con-
trolled to regulate the DC-link voltage as well as to feed power to the grid.
In the literature, various single-phase inverter topologies have been pro-
posed, e.g., basic full-bridge inverter [22], H5 inverter [23], HERIC inverter
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Fig. 1.3: A typical control diagram of DC-link (two-stage) grid-connected PV microinverters
[20, 21].
[24], REFU inverter [25], neutral point clamped (NPC) half-bridge inverter
[26], T-type half-bridge inverter [16], and other multilevel inverters [27]. Mul-
tilevel inverters have advantages of reducing electromagnetic interference
(EMI) filter size with improved total harmonic distortion (THD), but also re-
sult in increased component count and control complexity [28]. By contrast,
the basic full-bridge inverter has the simplest topology structure, and it is
able to achieve high power density with low cost and complexity. Moreover,
various modulation schemes (e.g., the unipolar modulation, bipolar modula-
tion and hybrid modulation), and flexible control strategies can be applied to
the full-bridge inverter to achieve multiple functionalities, e.g., the DC-link
voltage regulation, soft-switching of switches, Volt/VAR support to grid and
selected harmonics elimination. Therefore, it is the most popular topology
among the Google Little Box Challenge teams [29]. As for the PV microinverter
applications, the reported peak efficiencies of full-bridge inverters have been
as high as 98.6% [30] and 98.8% [16]. Therefore, the basic full-bridge inverter
topology is selected as the DC-AC stage of the PV microinverters in this PhD
research.
1.2.2 DC-DC Converter Topologies for PV Microinverters
Typically, the front-end DC-DC converter is controlled to achieve the MPPT
of a PV module. Depending on the module characteristics and the operat-
ing conditions, the output voltages of a PV module at the maximum power
points vary over a wide range (e.g., 20-40 V). Therefore, the DC-DC con-
verter is expected to be capable of handling a wide input voltage range while
maintaining high efficiencies. It is also required that the dc-dc converter
should boost the low-voltage (< 50 V [10]) PV module output to a desired
high voltage (at the DC link) in order to feed a grid-connected or standalone
inverter [40]. Preferably, a high-frequency transformer is inserted into the
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Fig. 1.4: Popular DC-DC converter topologies for two-stage PV microinverter products, evalua-
tion boards and prototypes. (a) Active-clamped Flyback DC-DC converter employed in [31–35],
(b) isolated Boost DC-DC converter used in [36], (c) phase-shift full-bridge DC-DC converter
adopted in [37], (d) series resonant DC-DC converter used in [13, 38], and (e) LLC resonant
DC-DC converter employed in [16, 39].
front-end DC-DC stage to achieve galvanic isolation, leakage current elimina-
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tion, and a high voltage-boost ratio [13]. Furthermore, in order to reduce the
system profile, it is necessary to increase the switching frequency and/or to
adopt low-profile passive components (e.g., planar magnetics and low-profile
decoupling capacitors).
In contrast to the high power conversion efficiencies achieved in the DC-
AC stage, it is challenging for the isolated high-step DC-DC stage to achieve
high efficiencies over wide ranges of PV voltage and power [7]. Hence, one of
the goals of this PhD research is to develop isolated DC-DC converters which
can maintain high efficiencies over a wide operating range. In addition, it
has been stated in [7, 18] that improving the power conversion efficiency and
reducing power losses can be an effective way to enhance the energy yield
and reliability of PV microinverters.
Many popular isolated DC-DC converter topologies can be identified from
PV microinverter products, evaluation boards/prototypes and scientific pa-
pers [13, 16, 31–39], as shown in Fig. 1.4.
• The Flyback DC-DC converter and its derivatives (e.g., interleaved Fly-
back converter and active-clamped Flyback converter) are the most pop-
ular topologies for PV microinverters because of their simpler struc-
tures, fewer components counts and lower costs than other topologies.
However, the primary-side switches suffer from high voltage stresses,
and the low-voltage low-resistance MOSFETs cannot be used [41]. Fur-
thermore, the Flyback transformer loss is still problematic even using
a nanocrystalline core material [7]. Consequently, the efficiency perfor-
mance of Flyback converters is not satisfactory in PV microinverters.
• Compared with the Flyback converters, the DC-offset current of the
transformer can be eliminated in the isolated Boost converter. Thus, its
efficiency could be enhanced by the reduced transformer losses. How-
ever, the primary switches still operate in the hard-switching condi-
tions, and the voltage stress of switches are high. Therefore, the switch-
ing and conduction losses of the primary switches may be problematic.
• The phase-shift full-bridge (PSFB) DC-DC converter has a better effi-
ciency performance due to the soft-switching of switches and zero DC-
offset current in the transformer. However, it is challenging for a PSFB
converter to operate over a wide load range due to the issues like the
hard-switching of the lagging-leg MOSFETs at light loads, large circu-
lating current, high voltage stress over the rectifier diodes, and duty-
cycle loss. [15, 42].
• A high power conversion efficiency is easier to achieve for the series
resonant converter (SRC) because of the direct power transfer mecha-
nism [40]. However, the main issue with this topology is that the light-
load gain range is very narrow even within a wide frequency range [43].
9
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Fig. 1.5: Basic structure of LLC resonant converters [46] and their derivatives [40, 47–57].
As a result, this topology cannot effectively accommodate the wide PV
voltage and power ranges.
• The last two decades have witnessed an increasing popularity of the
LLC resonant converters. A high efficiency of 97.6% has been reported
even at 1-MHz switching frequency [44]. Compared with the series
resonant converter, the LLC resonant converter has a wider voltage
gain range; and thus, high efficiencies can be achieved over a wider
PV voltage range. Nevertheless, its voltage gain range is still not wide
enough to cover the PV operating range, especially at high PV power
outputs [18, 39, 45]. Therefore, hybrid control schemes (e.g., burst-
mode control + variable frequency control, pulse-frequency modula-
tion (PFM) + phase-shift pulse-width modulation (PS-PWM)) have to
be applied, leading to increased implementation complexity for PV mi-
croinverters.
In order to address the issue of narrow voltage gain range, various modi-
fied LLC resonant converters have been proposed [40, 47–57]. Fig. 1.5 shows
the basic structure of LLC resonant converters [46] and their derivatives
[40, 47–57]. The topological modifications can be made to the primary-side
inverter unit [47, 48, 50, 51, 58], the secondary-side rectifier unit [52–54] and
the transformer & resonant tank [55–57].
Instead of the conventional half-bridge or full-bridge structure, a variable
frequency multiplier is applied to the LLC resonant tank to extend the voltage
gain range while maintaining high efficiencies [48]. In [58], the primary-side
full-bridge inverter is replaced by a dual-bridge inverter; thus a multi-level
AC voltage can be applied to the resonant tank, and a twofold voltage gain
range can be achieved; however, the primary-side switches have high turn-
off currents, and may suffer from high off-switching losses when operating
in high step-up applications (e.g., PV microinverters). By combining a Boost
converter with an LLC resonant converter, two current-fed LLC resonant con-
verters are proposed in [50, 51]. Nevertheless, the primary-side switches
share uneven current stresses, which may lead to high conduction losses as
well as high off-switching losses.
To avoid the high off-switching losses on the high-current primary-side
10
1.3. Electro-Thermal Modeling of PCBs and GaN eHEMTs
switches, references [52–54] propose secondary-rectifier-modified LLC reso-
nant converter topologies. Specifically, in [52] and [53], two diodes in the
full-bridge rectifier are replaced with two active switches, yielding a control-
lable rectifier. In [54], two active switches are adopted to obtain a reconfig-
urable voltage multiplier rectifier, leading to a squeezed switching frequency
range and improved efficiencies over a wide input voltage range; notably, the
rectifier components count is high (8 diodes + 2 active switches + 6 capaci-
tors), and thus this topology may not be cost-effective for PV microinverter
applications.
Furthermore, references [55–57] modify the transformer and resonant tank
to extend the voltage gain range of the LLC resonant converter. In [55], an
auxiliary transformer, a bidirectional switch (implemented with two MOS-
FETs in an anti-series connection), and an extra full-bridge rectifier are added
to the conventional LLC resonant converter. Thus, the equivalent transformer
turns ratio and magnetizing inductance can be adaptively changed in order
to achieve a wide voltage gain range; however, the components count is high
and the transformers utilization ratio is relatively low. To address the is-
sues [55] as well as to maintain high efficiencies over a wide input voltage
range, Sun et al [57] propose a new LLC resonant converter with two split res-
onant branches; in this way, two operation modes, i.e., the low- and medium-
gain modes, are enabled, and the gain range for mode transition is 1.5 times,
leading to a smoother efficiency curve over the gain range. In reference [56],
a new transformer plus rectifier structure with fractional and reconfigurable
effective turns ratios is proposed for a widely varying voltage gain.
1.3 Electro-Thermal Modeling of PCBs and GaN
eHEMTs
1.3.1 Thermal Modeling of PCBs
Modern power semiconductor devices are shrinking in size in order to achieve
better performance in terms of parasitic inductance, power density, and power
losses [59]. Good thermal management must be achieved to ensure the heat
generated inside the device is effectively dissipated to the ambient. Other-
wise, the high temperature may lead to reliability issues with the semicon-
ductor, solder joint and thermal grease [60–63]. In addition, suitable heat
dissipation measures should be considered as early as in the design and
development phase, because subsequent modifications are generally more
costly and involve increased engineering effort [64].
In medium power applications, a surface-mounted device (SMD) is typi-
cally cooled by a heatsink attached to the PCB. In this case, the PCB vias offer
an efficient thermal propagation path [65, 66]. In low power scenarios, a PCB
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copper pad is used for heat spreading, and thus, a SMD can be cooled by
natural convection [67]. Semiconductor device manufacturers have provided
many thermal design guidelines [67–71]. However, those reference design
schemes are for specific cases only and are not optimized. There is even
some discrepancy between the design guidelines, e.g., [69] and [70] give the
opposite recommendations for the thermal via diameter. Moreover, the com-
putational fluid dynamics (CFD) simulations are costly and time-consuming
despite higher accuracy. Hence, the development of an analytical thermal
model, which supports a quick design optimization of PCB vias and pads, is
of significance.
References [72–74] employ either experiment or CFD simulation to obtain
the thermal resistance of PCB vias. In [65, 75–78], analytical thermal models
are built for PCB vias. However, the main issue is that not all parameters are
analyzed or considered, and thus, the derived via design is not optimal.
For the heat transfer characteristics of a PCB pad, the heat conduction,
convection and radiation all exist, which makes the thermal analysis com-
plicated. Texas Instruments develops an online PCB thermal calculation tool
based on CFD thermal resistance data of different package sizes and pad di-
mensions [79]. However, some important factors (e.g., PCB thickness, number
of copper layers, and copper thickness) are not taken into account, and the
online tool does not support design optimization. In addition to the CFD sim-
ulations, many other numerical calculation methods are developed [80, 81].
The study in [81] deals with a substrate for a ball grid array package, where a
belt of densely populated vias and two continuous copper layers are placed;
however, the built model is complicated and no CFD or experimental verifi-
cations are provided. For electrical engineers, it is more desired to have an
analytical thermal model such that the temperature of devices with differ-
ent designs and cooling methods can be fast predicted [82, 83]. In [67], an
analytical thermal resistance model is developed for PCB thermal pads; how-
ever, the heat transfer boundary and the convective heat transfer coefficient
variation over temperature difference are not included, and as a result, there
might be a remarkable error between calculations and measurements.
1.3.2 Characterization and Electro-Thermal Modeling of GaN
eHEMTs
GaN power transistors, e.g., enhancement-mode high-electron-mobility tran-
sistors (eHEMTs), feature higher power density, higher switching frequency,
and lower loss than their silicon counterparts [28, 84]. Accordingly, GaN
eHEMTs are becoming increasingly popular in power electronic converters.
With the same voltage rating and drain-source on-state resistance, the para-
sitics of a GaN eHEMT, including the parasitic inductance and capacitance,
are significantly smaller than silicon power switches. Thus, fast switching
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Fig. 1.6: Scanning acoustic microscopy (SAM) images of the 650-V GaN eHEMT dies of GaN
SystemsTM; The numbers of die units inside GS66502B, GS66504B, GS66506T and GS66508B are
2, 4, 6, and 8, respectively. The total die area of GS66508P (12.3 mm2 [85]) is almost twice of that
of GS66504B (6.1 mm2 [86]).
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Fig. 1.7: Thermal impedance network of an enclosed converter system, including the self and
mutual junction-enclosure thermal impedances. Source: [J5].
and low switching loss are possible for GaN eHEMTs. When the switching
frequency is pushing up to megahertz, the side effect of parasitics and the
switching loss can still be pronounced. In this PhD project, the employed
GaN eHEMTs can achieve the zero-voltage switching (ZVS) turn-on, and the
turn-on loss can be negligible. Consequently, only the conduction loss, turn-
off loss and soft-switching characteristics of GaN eHEMTs are focused on.
For a series of 650-V GaN eHEMTs from GaN SystemsTM, the current
rating and on-state drain-source resistance of a transistor are achieved by
employing different standard die units in parallel, as shown in Fig. 1.6. The
13
Chapter 1. Introduction
numbers of die units inside GS66502B, GS66504B, GS66506T, and GS66508B
are 2, 4, 6, and 8, respectively.
Detailed information concerning the drain-source resistance, parasitic ca-
pacitance, and junction-case thermal impedance of a GaN eHEMT can be
found from the datasheet. However, there is still a lack of generic analyti-
cal parameter models which can be used for the design optimization of PV
microinverters.
For the thermal performance of a GaN eHEMT, it is also determined
by the cooling system which may vary significantly with different designs.
Most of the PV microinverter products on the market are filled up with
high-thermal-conductivity compound [18] in order to improve the cooling
performance and protect the converters from humidity erosion. However,
the compound reinforces the thermal cross-coupling among the components
inside the microinverter enclosure, as illustrated in Fig. 1.7. The heat propa-
gation from the components to the ambient can be divided into three parts,
i.e., from the junction/hotspot to the case, from the case to the enclosure, and
from the enclosure to the ambient. For the first two heat transfer paths, the
heat conduction dominates, whereas the third heat transfer path, i.e., from
the converter enclosure to the environment, involves all the three heat trans-
fer approaches, heat conduction, convection, and radiation. The heat transfer
rate of convection is determined by the temperature difference between the
enclosure surface and the environment, whereas the radiation intensity re-
lates to the absolute temperatures [87]. The participation of convection and
radiation makes the whole thermal system strongly nonlinear [18]. Particu-
larly, it is challenging to accurately and quickly calculate the long-term (e.g.,
1 year) junction/hotspot temperatures of main components for a complete
PV microinverter system operating in the real field.
1.4 Reliability-Oriented Design and Multiobjective
Optimization of PV Microinverters
The essential performance metrics of a PV microinverter include efficiency,
energy caption, grid integration, cost, volume, reliability, etc. Most early
studies and current work focus on the efficiency [7, 14, 16, 18, 32, 35, 39, 40,
43], energy caption [88, 89], grid support function [10, 19], power decoupling
[17, 31, 90, 91], and LCOE of PV microinverters [2, 92–94].
Specifically, the most attention has been paid to the power conversion ef-
ficiency, which could not only reduce the cost of energy but also improve
system reliability [18]. The efficiency improvement of a PV microinverter
can be achieved by the innovations on converter topology [35, 40, 43], mod-
ulation scheme [14, 16], control strategy [18, 32, 39], and system design (in-
cluding component selection, PCB design, cooling design, etc.) [7]. The en-
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ergy caption enhancement of a PV microinverter system can be realized by
adopting a shade-tolerant (global) MPPT algorithm [88] or using a differen-
tial power processing architecture [89]. To enable the grid-support functions,
e.g., Volt/VAR support and harmonics mitigation, advanced controls are ap-
plied to the two-stage microinverters in [10, 19]. A growing number of works
have recently focused on both the passive and active power decoupling tech-
niques of PV microinverters to obtain higher reliability or smaller physical
size [17, 31, 90, 91]. Furthermore, one of the most popular benchmarking cri-
teria for different PV microinverter techniques is the LCOE, which is widely
adopted in industry, academia, and government [2, 92, 93]. The LCOE of
a PV microinverter system can be lowered by reducing the system cost and
increasing the efficiency and reliability [94].
1.4.1 Reliability Evaluation and Reliability-Oriented Design
The lifetime/warranty of PV modules is about 25 years, but inverters often
have to be replaced every 5 to 10 years [95], implying that the reliability of
a microinverter needs improvement in order to get along with a PV mod-
ule. Therefore, the reliability-oriented design of photovoltaic microinverters
under a harsh environment becomes more and more important [12, 61].
A failure mode and effects analysis (FMEA) survey for PV module-level
power electronics (MLPE) products [96] shows that the loose connection of
dc input and ac output connectors, wear-out of dc-link electrolytic capaci-
tors, varistor failure-short from the surge, and degradation of MOSFETs and
diodes are the top four failure modes [J5]. Due to the compound filled in-
side microinverter enclosures, the erosion of critical components from humid-
ity is prevented; thus, the temperature cycling is stated as the most signifi-
cant stressor determining the reliability performance of microinverter prod-
ucts [96].
Recently, increasing effort has been made to the reliability of discrete
power electronics components or modules (e.g., IGBT [97], MOSFET [98],
and capacitor [99]) [J5]. In the literature, only a few works concerning the
microinverter reliability can be found, and most of them use the MIL-HDBK-
217 handbook [100] to determine the failure rates of microinverters [101, 102].
Unfortunately, the constant failure rates only describe the large-population
statistics of random failures, and the wear-out failure is not considered [J5].
There are also a few works [103, 104] focusing on the system-level reliability.
Moreover, the main issue with previous and current works on the reliabil-
ity assessment is that the local ambient temperature and the thermal cross-
coupling effect among components are not considered; thus, the wear-out
performance is usually overestimated [J5].
On the other hand, the independent reliability testing and long-term us-
age data are still missing since the MLPE market is nascent [J5]. Neverthe-
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less, Flicker et al [11] perform long-term accelerated tests for multiple PV
microinverter products. As a result, the relative degradation performances
of those PV microinverter products in the real-world operation can be pre-
dicted. However, the accelerated testing of microinverter products may be
time-consuming, e.g., one year as spent in [11].
1.4.2 Multiobjective Optimization
The multiobjective optimization of power electronics enables designers to
make the trade-off among multiple performance metrics. During the last
decade, the efficiency plus power density Pareto optimizations of a power
factor correction (PFC) rectifier, LC output filters, inductive power transfer
coils, switched capacitor converters have been presented in [105–108], re-
spectively. Recently, another important goal, cost, is also taken into account
in the multiobjective Pareto optimization of dual active bridge (DAB) con-
verters [109]. However, a crucial performance criterion, i.e., reliability, is still
neglected in the existing multiobjective optimization literature.
On the other hand, only a few papers can be found for the multiobjective
optimization of PV microinverters. In [110], a comparative study on dif-
ferent microinverter architectures is conducted to make a trade-off between
efficiency and Volt/VAR support capability. Dong et al [10] presents a de-
tailed procedure considering multiple performance metrics (e.g., efficiency,
cost, and reliability) and compliances (e.g., EMC and safety compliance, and
agency compliance); however, only part of the design possibilities are ex-
plored, and therefore, the design may not be Pareto optimal.
1.5 Research Questions and Objectives
1.5.1 Research Questions
The final goal of this PhD project is to develop a reliability-oriented design
and optimization method for PV microinverters.
The power conversion efficiency does not only determine the energy yield
of a PV microinverter, but also affects its reliability due to the power losses
[18]. Thus, it is needed to propose new microinverter topologies which are
able to maintain high efficiencies over wide PV voltage and power ranges.
Since the temperature cycling is the primary cause of the wear-out failure of
PV microinverters [96], the electro-thermal modeling of components is of ne-
cessity for fast and accurate reliability evaluation. Furthermore, cost and vol-
ume are also essential performance metrics determining the competitiveness
of a PV microinverter product on the market, and therefore, it is necessary to
include the two metrics in the reliability-oriented design.
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Based on the above justification, the following research questions are con-
sidered:
• Is it possible to develop a new microinverter topology which enables
wide ranges of voltage gain and power, while maintaining high effi-
ciencies?
• How to quantify and optimize the thermal resistance and/or power
losses of critical components in PV microinverters, e.g., PCB vias, PCB
pads, and GaN eHEMTs?
• Is it possible to simultaneously take into account the four performance
metrics, i.e., cost, volume, reliability, and energy yield, for the design
optimization of a PV microinverter?
• How to evaluate and improve the reliability of a PV microinverter prod-
uct in the design phase?
1.5.2 Research Objectives
Motivated by those research questions, this PhD project aims to achieve the
following objectives:
• High-efficiency DC-DC converter topologies suitable for PV microin-
verters: as mentioned previously, increasing the power conversion effi-
ciency and reducing the power losses can significantly enhance the en-
ergy yield and reliability of a PV microinverter. Given that the DC-AC
stage implemented with the full-bridge inverter has already achieved
high power conversion efficiencies, one of the goals of this PhD project
is to propose new wide-voltage-gain DC-DC converters for the two-
stage PV microinverters. The operation principle and essential charac-
teristics will be analyzed. Converter prototypes will be built, and the
testing results are expected to verify the advantages of the proposed
converters in terms of maintaining high efficiencies over wide input-
voltage and power ranges.
• Electro-thermal modeling of components and PV microinverter sys-
tems: accurate electro-thermal models, including the power loss model
and the thermal model, are crucial for the junction/hotspot tempera-
ture prediction of a device. Notably, for the naturally cooled PV mi-
croinverters, the heat conduction, convection and radiation all are in-
volved, which complicates the long-term temperature prediction and
online design optimization. Hence, this PhD research attempts to de-
velop analytical power loss models and thermal models for two types
of components, GaN eHEMT and PCB. PCB prototypes and a double-
pulse test setup will be built to validate the developed models.
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• Cost-volume-reliability Pareto optimization of a PV microinverter:
the three performance metrics, cost, volume and reliability, all are con-
cerned by the industry. However, there is still a lack of design method
which can accommodate all the three requirements. In this regard, the
PhD project will propose a cost-volume-reliability Pareto optimization
method for PV microinverters. A cost-volume-reliability Pareto front is
expected to be generated, and thus, a trade-off design/decision can be
made among the three performance metrics.
• Reliability evaluation and improvement of a PV microinverter prod-
uct: the last objective of this PhD study is to exemplify the procedure
and function of a reliability-oriented design method. As a case study,
the wear-out performance of a commercial PV microinverter product
will be analyzed to find out the weakest link in terms of reliability.
Then, proper measures concerning design and control will be adopted
to improve the reliability of the PV microinverter product.
1.6 Thesis Outline
The obtained results of this project are documented in the PhD thesis based
on the collection of papers published/submitted during the PhD period. The
document consists of the Report and the Selected Publications, as illustrated
in Fig. 1.8. The Report presents a brief summary of the research outcomes
related to the PhD project, whereas the Selected Publications present the
papers derived during the PhD period.
The Report begins with the introduction of this PhD project, where the
background, critical issues, challenges, state-of-the-art, and research objec-
tives are discussed. Chapter 2 mainly focuses on a new wide-voltage-gain
DC-DC converter topology for PV microinverters; specifically, the operation
principle, characteristics and experimental verifications of the proposed con-
verter are presented in brief. Then the following two chapters (i.e., Chapters
3 and 4) deal with the electro-thermal modeling and optimization of GaN
eHEMTs and PCBs. The main focus of Chapters 5 and 6 is on the reliability-
oriented analysis and design of PV microinverters. In addition to reliability,
the other two performance metrics, cost and volume, are also taken into ac-
count in Chapter 5 for the Pareto optimization of a PV microinverter. In Chap-
ter 6, the wear-out performance of a PV microinverter product is analyzed
before a new design is implemented to improve the reliability of the product.
Finally, Chapter 7 concludes the thesis, summarizes the main contributions
of this research, and outlines the future research perspectives.
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Chapter 2
A 1-MHz Series Resonant
DC-DC Converter With a
Dual-Mode Rectifier for PV
Microinverters
2.1 Abstract
The DC-DC stage of a two-stage PV microinverter is required to handle a
wide input voltage range while maintaining high efficiencies. This chapter
proposes a new isolated series resonant DC-DC converter topology suitable
for PV microinverter systems. Compared with the conventional series reso-
nant converter (SRC), a dual-mode rectifier is formed on the secondary side,
which enables a twofold voltage gain range for the proposed converters with
a fixed-frequency phase-shift modulation scheme. The zero-voltage switch-
ing (ZVS) turn-on and zero-current switching (ZCS) turn-off can be achieved
for active switches and diodes, respectively, thereby reducing the switch-
ing losses. A variable dc-link voltage control scheme is introduced to the
studied converter, yielding a remarkable efficiency improvement and input-
voltage range extension. The operation principle of the proposed converter is
first detailed and then the essential characteristics, i.e., the voltage gain, soft-
switching, and root-mean-square (RMS) current, are analyzed. After that, the
power loss modeling and design optimization of components are conducted.
A 1-MHz 250-W converter prototype with 17 V – 43 V input has been built
and tested to verify the theoretical analysis and the feasibility of the proposed
converter. Additionally, a structure-reconfigurable SRC is also discussed for
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Fig. 2.2: Schematics of the extended DMR-SRC topologies for high-voltage output applications:
(a) extended topology A and (b) extended topology B. Source: [J1].
the grid-connected PV microinverter systems with a wide-input voltage range
and different grid voltage levels, i.e., 110/120 V and 220/230/240 V.
2.2 Operation Principle of the Proposed Converter
2.2.1 Topology Description
The proposed dual-mode rectifier based series resonant converter (DMR-
SRC) is shown in Fig. 2.1 [J1], [111]. It is realized by adding a pair of anti-
series transistors (S5 − S6) between the midpoints of the diode leg (D3 − D4)
and the output capacitor leg (Co1 and Co2) [J1], [111]. Thus, a dual-mode rec-
tifier (DMR) can be formed by controlling the anti-series transistors S5 − S6
[J1], [111].
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Fig. 2.3: Fixed-frequency phase-shift modulation for the proposed converter shown in Fig. 2.1
and the key operating waveforms. Source: [J1].
• Half-Bridge Rectifier (HBR) mode: when the anti-series transistors S5−
S6 are triggered on, a half-bridge rectifier (voltage doubler) composed
of D1, D2, S5, S6, Co1 and Co2 presents on the secondary side [J1], [111];
• Full-Bridge Rectifier (FBR) mode: when S5 − S6 are disabled, there is
a full-bridge rectifier consisting of D1 − D4 on the secondary side [J1],
[111].
Inspired by the dual-mode rectification concept, two extended DMR-SRCs
are proposed for high-voltage output applications, as shown in Fig. 2.2. All
the secondary diodes and transistors only need to withstand half of the out-
put voltage Vo. By controlling the secondary-side active switches S5 and S6,
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a dual-mode rectifier can be formed on the secondary side, and as a result,
a wide voltage gain can be achieved. Nevertheless, only the basic topology
shown in Fig. 2.1 is investigated.
2.2.2 Operation Principle
A fixed-frequency phase-shift modulation is applied to the proposed DMR-
SRC, as illustrated in Fig. 2.3. The primary-side diagonal switches are driven
synchronously, and the upper and lower switches of each leg are phase-
shifted by π. On the secondary side, the turn-on instant of S5 is synchro-
nized with that of S2 and S3, but the turn-off of S5 is lagged by a phase of
with respect to that of S2 and S3. The gate signal of S6 is shifted by a phase
of with that of S5. It is noted that the fixed-frequency phase-shift modulation
scheme also holds for the two extended topologies shown in Fig. 2.2(a) and
(b).
With this modulation scheme, the voltage across the midpoints of the two
primary-side switch legs, i.e., vab, is an AC square wave (with an amplitude
of Vin) which applies to the transformer. In addition, the switching frequency
fs is equal to the series resonant frequency of the resonant inductor Lr and
capacitor Cr, i.e., fs = fr = 1/(2π
√
LrCr).
The primary-side transformer current ip is the sum of the magnetizing
current iLm and the resonant current iLr referred to the primary side, i.e.,
ip = n(iLm + iLr), where n represents the transformer turns ratio.
The waveform of capacitor voltage vCr has half-wave symmetry, i.e., vCr(t) =
−vCr(t+ Ts/2). Thus, the charge variation of the resonant capacitor over half
a switching cycle [0, Ts/2] can be obtained as
qhs = [vCr(Ts/2)− vCr(0)]Cr = − 2VCr0Cr
=
∫ Ts/2
0 iLr(t)dt =
∫ Ts/2
0
ip(t)
n dt−
∫ Ts/2
0 iLm(t)dt
=
∫ Ts/2
0
ip(t)
n dt =
Ts
2nVin
2
Ts
∫ Ts/2
0 [Vinip(t)]dt =
P
2n frVin
(2.1)
where VCr0 denotes the initial resonant capacitor voltage at t = 0 (see Fig.
2.3), and P is the transferred power.
The voltage gain of the converter and the inductors ratio of Lm to Lr are
defined as G = Vo/(nVin), and m = Lm/Lr, respectively. The quality factor is
denoted as Q = Zr/Ro = P/(V2o /Zr), in which the characteristic impedance
Zr =
√
Lr/Cr. Thus the quality factor Q is also termed as the normalized
power. The initial capacitor voltage VCr0 can be obtained from (2.1) as
VCr0 =
P
4n frCrVin
= −πGQVo
2
(2.2)
The magnetizing current iLm can be expressed as
iLm(θ) = ILm0 +
nVin
mωrLr
θ = ILm0 +
nVin
mZr
θ (2.3)
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where θ = ωrt with ωr = 2π fr being the resonant angular frequency, and
ILm0 represents the initial magnetizing current at θ = 0. The peak magnetizing
current ILmpk is reached at θ = π i.e., ILmpk = iLm(π). Due to the half-
wave symmetry of the magnetizing current iLm, we have ILm0 = iLm(0) =
−iLm(π) = −ILmpk. Then, the peak and initial magnetizing currents can be
obtained as
ILmpk = −ILm0 =
πnVin
2mZr
=
πVo
2mZrG
(2.4)
Fig. 2.3 shows the operating waveforms of the proposed converter. Ne-
glecting the deadtime, six stages can be identified over one switching cycle
[J1], [111]. Due to the symmetry of operation, only stages I-III over the first
half switching cycle [0, π] are described [J1], [111].
Stage I (θ ∈ [0, φ]): Before the time instant 0, S2, S3 and S5 are conducting.
At θ = 0, S2 and S3 are turned off, the negative magnetizing current ILm0
begins to charge/discharge the output parasitic capacitors Coss1 − Coss4, such
that S1 and S4 can achieve the ZVS-on. During this stage, S5 is turned on
and a half-bridge rectifier is formed on the secondary side. The voltage vcd
is clamped by half of the output voltage Vo/2. The resonant inductor Lr and
capacitor Cr1 resonate, causing the resonant current iLr to increase from zero.
When the parasitic output capacitor of S6, i.e., Coss6, is fully discharged, the
antiparallel diode of S6 begins to conduct. Thus, the ZVS-on of S6 can be
achieved subsequently by applying the turn-on gate signal. The governing
equations of the resonant tank can be expressed as
{
iLr(θ) = (r1/Zr) sin θ = A1 sin θ
uCr1(θ) = −r1 cos θ + nVin −Vo/2
(2.5)
where r1 = nVin −Vo/2−VCr0 and A1 = r1/Zr.
Stage II (θ ∈ [φ, α]): At θ = φ, S5 is turned off, the resonant current
is diverted from S5 − S6 to D4, and a full-bridge rectifier is presented on the
secondary side. Thus, the output AC voltage vcd is equal to the output voltage
Vo, causing the resonant current to decrease sinusoidally. The equations in
this stage are expressed as
{
iLr(θ) =
r2
Zr sin(θ − φ) + iLr(φ) cos(θ − φ) = A2 sin(θ + δ)
vCr1(θ) = −r2 cos(θ − φ) + iLr(φ)Zr sin(θ − φ) + nVin −Vo
(2.6)
where r2 = nVin − Vo − vCr(φ), A2 =
√
(r2/Zr)
2 + i2Lr(φ), and δ = −φ +
arccos[(r2/Zr)/A2].
Stage III (θ ∈ [α, π]): When the resonant current iLr falls to zero, D1 and
D4 turn off under ZCS. Thus, the resonant tank is prevented from resonance
and the resonant current and voltage are kept at 0 and VCr0, respectively. The
output capacitors are discharged to supply the load.
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resonant current to decrease sinusoidally. The normalized equations are expressed as 
2
1 2
2( ) sin( ( )cos(
( ) cos( ( ) sin
) ) s
(
in( )
) ) i
Lr Lr
r
Cr Lr r n o
A
r
i i
Z
v r i nV VZ
(6) 
where 2 ( )in o Crr nV V v , 
2 2
2 2( / ) ( )r LrA r Z i , and 2 2arccos[( / ) / ]rr Z A . 
    Stage III (q[a, ], see Figs. 4 and 5(c)): When the resonant current iLr falls to zero, D1 and D4 turn off under ZCS. Thus, the 
resonant tank is prevented from resonance and the resonant current and voltage are kept at 0 and VCr0, respectively. The output 
capacitors are discharged to supply the load. 
III. CHARACTERISTICS AND CONTROL STRATEGY OF THE PROPOSED CONVERTER
A. DC Voltage Gain
Based on (2)-(6), the voltage gain G and phase angle α can be derived as
2
2
2
3
1
2 2
1 4 (4 sin ) cos 3 cos 2
2 (3 cos ) 2 4 cos cos
4(sin ) (1 cos ) [3 8 2cos cos(2 )]
cos
7 24 32 4(1 4 )cos (3 8 )cos(2 )
Q Q
G K
Q Q
K Q
Q Q Q Q
(7) 
where 2 28 (2 cos cos 2) (1 cos )K Q Q . 
Fig. 6. Analytical and simulated results for the normalized voltage gain G with respect to the phase shift  f  at different quality factors. 
    According to (7), the voltage gain can be depicted in Fig. 6. It can be seen that the range of the normalized voltage gain is always 
from 1 to 2 irrespective of the quality factor (i.e., the load). It should be noted that the inductors ratio m has no impact on the voltage 
gain. Therefore, the magnetizing inductance can be designed as a large value under the condition of satisfying the ZVS conditions 
of primary-side switches. Circuit simulations of the proposed converter are conducted in PSIM, and the results are also presented 
in Fig. 6, which validates the obtained analytical gain model of (7). 
Fig. 2.4: Analytical and simulated results for the normalized voltage gain G with respect to the
phase shift φ at different quality factors. Source: [J1].
B. RMS Currents
The secondary and primary transformer RMS currents can be obtained by
2
, 0
2
, 0
1
( )
1
( ) ( )
Lr rms Lr
p rms Lr Lm
I i d
I i i d
 (8) 
    The final expressions for ILr,rms and Ip,rms are given in Appendix as (31). At different quality factors, the RMS currents are shown 
in Fig. 8. It can be seen that at heavy loads, the RMS resonant current ILr,rms increases with respect to the voltage gain. The reason 
is that when the gain increases, the input voltage decreases and thus the RMS current increases if the power is fixed. However, at 
light loads, the RMS current firstly increases and then decreases. This is because the angle a is small at light loads when the voltage 
gain is in the middle area. A smaller a means a larger RMS current if the power is fixed. For the primary transformer RMS current 
Iprms, it is overall rising as the voltage gain G increases. However, at light loads, Ip,rms becomes flat with respect to G. When 
comparing the two RMS current, it can be seen that the difference between them is small. It is because the inductors ratio m = Lm/Lr 
can be designed to have a large value for the proposed c nverter. 
Fig. 8. Primary and secondary transformer RMS currents with respect to the voltage gain at m = 6. 
C. Soft-Switching
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Fig. 2.5: Primar secondary transformer RMS currents with respect t the voltage gain at m
= Lm/Lr = 6. Source: [J1].
2.3 Characteristics of the Proposed Converter
2.3.1 Voltage Gain
The voltage gain G and phase angle α can be derived as



G = 12πQ(3+cos φ) ×
(
K + 4πQ(4πQ+sin
2φ)−cos3φ+3 cos φ−2
2+4πQ−cos φ−cos2φ
)
α = cos−1
(
4(sin φ)2(1+cos φ)−K[3+8πQ−2 cos φ−cos(2φ)]
7+24πQ+32π2Q2−4(1+4πQ) cos φ−(3+8πQ) cos(2φ)
) (2.7)
where K =
√
8πQ(2πQ− cos2φ− cos φ + 2) + (1− cos φ)2.
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Fig. 2.6: ZVS mechanism of primary and secondary transistors (cf. Fig. 2.3): (a) ZVS turn-on of
S1 and S4 at t = 0, and (b) ZVS turn-on of S6 at t = 0. Source: [J1].
According to (2.7), the voltage gain can be depicted in Fig. 2.4. It can
be seen that the range of the normalized voltage gain is always from 1 to
2 irrespective of the quality factor (i.e., the load) [J1], [111]. It should be
noted that the inductors ratio m = Lm/Lr has no impact on the voltage gain
[J1], [111]. Therefore, the magnetizing inductance can be designed having
a large value under the condition of satisfying the ZVS conditions of the
primary-side switches [J1], [111]. Circuit simulations of the proposed con-
verter are conducted in PSIM, and the results are also presented in Fig. 6,
which validates the obtained analytical gain model (2.7) [J1], [111].
2.3.2 RMS Currents
The secondary and primary transformer RMS currents can be obtained by



ILr,rms =
√
1
π
∫ α
0 i
2
Lr(θ)dθ
Ip,rms =
√
1
π
∫ π
0 [iLr(θ) + iLm(θ)]
2dθ
(2.8)
The final expressions for ILr,rms and Ip,rms are given in [J1]. At different qual-
ity factors, the RMS currents are shown in Fig. 2.5. It can be seen that at heavy
loads, the RMS resonant current ILr,rms increases with respect to the voltage
gain [J1], [111]. However, at light loads, the RMS current firstly increases and
then decreases [J1], [111]. For the primary transformer RMS current Ip,rms, it
overall rises as the voltage gain G increases. However, at light loads, Ip,rms
becomes flat with respect to G [J1], [111]. When comparing the two RMS
currents, it is seen that the difference between them is small, which is due to
the allowed large inductors ratio m = Lm/Lr in the proposed converter.
2.3.3 Soft-Switching
Ideally, the primary and secondary MOSFETs can achieve the ZVS turn on
if ip(0) and −iLr(θd) are negative. This ideal ZVS condition always holds,
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Fig. 2.7: Ranges of complete ZVS-on and incomplete ZVS-on for S5 and S6. The shaded area
represents the range of incomplete ZVS-on, and the red solid line is the boundary between the
complete and incomplete ZVS-on ranges. Source: [J1].
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control schemes. The profile of the PV output power PPV is determined by different PV panels
as well as the environmental conditions (i.e., the solar irradiance and ambient temperature).
Source: [J1].
as analyzed before. In practice, however, there are parasitic output capaci-
tances in parallel with MOSFETs and diodes. Therefore, a certain amount of
charge is required during the deadtime interval to fully discharge the output
capacitance of the MOSFET, such that its antiparallel diode will firstly con-
duct before the turn-on signal is applied [112]. Fig. 2.6 illustrates the ZVS
mechanism of the primary and secondary transistors. Detailed ZVS analysis
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Fig. 2.9: Photo of the PV microinverter prototype. Source: [J1].
has been presented in [J1].
The practical ZVS conditions of primary-side switches S1 − S4 can be
achieved by decreasing the inductors ratio m = Lm/Lr, i.e.,
m ≤ min
{
2ntdVin(2π − tdωr)
8qreq,PZr + nVinωrt2d[G(πGQ− 1) + 2]
}
(2.9)
where td is the deadtime, ωr is the resonant angular frequency, qreq,P is the
charge required by the primary-side switches, and Zr is the characteristic
impedance. Then the primary-side switches S1 − S4 can achieve ZVS over
the whole operating range of the proposed converter.
For the secondary switches S5 and S6, the complete ZVS-on condition is
obtained as
A1(1− cos φ) + A2[cos(δ + φ)− cos(δ + α)] ≥ ωrqreq,S (2.10)
where qreq,S denotes the charge required by a secondary-side switch. If this
equation is not satisfied, S5 and S6 will withstand an incomplete ZVS-on.
Nevertheless, the drain-source voltage of S5 and S6 is low, i.e., ≤ Vo/2.
Therefore, the turn-on losses are not significant even operating under an in-
complete ZVS-on condition. Based on (2.10), the areas of complete ZVS-on
and incomplete ZVS-on for S5 and S6 can be obtained, as shown in Fig. 2.7.
It is seen that the incomplete ZVS-on occurs only when the quality factor Q
(i.e., the load) is very low.
D) Variable DC-Link Voltage Control: Depending on the PV panel properties
and the environmental conditions (i.e., the solar irradiance and ambient tem-
perature), the PV output voltage and power at the maximum power points
(MPPs) may change significantly. Fig. 2.8 depicts a typical operation profile,
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Table 2.1: Parameters of the built 1-MHz PV microinverter prototype. Source: [J1].
Parameters Values
Input voltage Vin 17-43 V
Nominal input voltage VinN 34 V
Output voltage Vo 340-430 V
Rated power PN 250 W
Transformer turns ratio Ns : Np 10
Resonant inductor Lr 33.4 µH
Resonant capacitor Cr 0.75 nF
Switching frequency fs 1 MHz
Primary-side switches S1 − S4 eGaN FET, EPC 2029, Rds,on = 3.2 mΩ
Secondary-side switches S5 − S6 GaN eHEMT, GS66504B, Rds,on = 100 mΩ
Rectifier diodes D1 − D4 SiC Schottky Diode, C3D02060E
DC-link capacitors Co1&Co2 LGJ2E181MELB15, 180 µF/250 V
i.e., the maximum power with respect to the input voltage, for PV microin-
verter systems. In this case, the maximum power Pmax is 250 W when Vin
is within [25 V, 38 V], but Pmax declines when Vin is out of this range. Six
operating points are identified, denoted as A, B, C, D, E, and F.
In a PV microinverter system, the dc-link voltage can be regulated either
by the front-end dc-dc stage or by the dc-ac inverter stage. If the MPPT is
implemented with the dc-dc stage, then the dc-link voltage will be regulated
by the inverter stage, and vice versa. However, it is not necessary always
to keep the DC-link voltage constant. Therefore, a variable DC-link voltage
control scheme is proposed, as shown in Fig. 2.8. When the input PV voltage
Vin is lower than 34 V, the dc-link (output) voltage will be always regulated
to 340 V; however, when Vin is higher than 34 V, then the dc-link (output)
voltage reference will rise with the increase of Vin. Thus, the input voltage
range can be extended from [20 V, 40 V] with the conventional fixed dc-link
voltage control to [17 V, 43 V] with the new control. In the meanwhile, the
RMS currents under the variable dc-link voltage control are also reduced,
which is beneficial to the efficiency improvement.
2.4 Experimental Verifications
A 250-W converter prototype with the dimension of 14.8 cm × 9.8 cm × 2 cm
has been built up, as shown in Fig. 2.9. Two low-profile aluminum electrolytic
capacitors LGJ2E181MELB15 (height: 1.5 cm) are used as Co1 and Co2. More
detailed parameters are listed in Table 2.1.
The steady-state performance at the six operating points is shown in Fig.
2.10. As can be seen, the steady-state waveforms are in close agreement with
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Fig. 2.10: Steady-state performance of the proposed converter under different conditions (cf. Fig.
12 and Table II): (a) operating point A: Vin = 17 V, Vo = 340 V, Po = 170 W; (b) operating point B:
Vin = 25 V, Vo = 340 V, Po = 250 W; (c) operating point C: Vin = 30 V, Vo = 340 V, Po = 250 W; (d)
operating point D: Vin = 34 V, Vo = 340 V, Po = 250 W; (e) operating point E: Vin = 38 V, Vo = 380
V, Po = 250 W; (f) operating point F: Vin = 43 V, Vo = 430 V, Po = 220 W. Source: [J1].
the theoretical analysis.
There are two control options for the dc-dc stage in microinverter appli-
cations, i.e., the dc-dc converter can be used either to achieve the MPPT or
to regulate the dc-link voltage. Fig. 2.11 presents the dynamic experimen-
tal waveforms of the proposed converter with the output voltage closed-loop
control. As can be seen, the output voltage Vo can be regulated to the ref-
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Fig. 2.11: Transient performance of the proposed converter with the output voltage closed-
loop control (the input voltage Vin = 30 V and the output voltage reference Vo,re f = 340 V):
(a) transition between P = 250 W and P = 125 W, (b) zoomed-in waveforms at P = 250 W, (c)
zoomed-in waveforms at P = 125 W. Source: [J1].
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Fig. 2.12: Measured PV MPPT waveforms of the proposed converter powered by a PV simulator.
At t = 2 s, the PV simulator is connected with the converter prototype, and the PV simulator
operates at its maximum power point being 250 W after a short transition; at t = 5 s, the maxi-
mum power of the PV simulator steps to 125 W, and the MPPT controlled converter allows the
PV simulator to track its maximum power point at 125 W. Source: [J1].
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Fig. 2.13: Soft-switching waveforms of the proposed converter at different operating points: (a)
operating point A: Vin = 17 V, Vo = 340 V, Po = 170 W; (b) operating point B: Vin = 25 V, Vo = 340
V, Po = 250 W; (c) operating point E: Vin = 38 V, Vo = 380 V, Po = 250 W; (d) operating point F:
Vin = 43 V, Vo = 430 V, Po = 200 W. Source: [J1].
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Fig. 2.14: Measured efficiencies of the converter prototype: (a) efficiency curves at different input
voltages with the variable dc-link voltage control; (b) efficiency comparison between the variable
and fixed dc-link voltage control schemes; solid lines represent the efficiencies with the variable
dc-link voltage control and dashed lines are the results with the fixed dc-link voltage control.
Source: [J1].
erence being 340 V after the load changes. A good dynamic performance is
achieved: the transition time is less than 10 ms and the voltage overshoot and
undershoot are quite small (< 5 V).
Then the MPPT control is selected for the proposed dc-dc converter, and
the experimental dynamic performance is tested, as shown in Fig. 2.12. It
can be seen that the proposed converter with the MPPT control enables the
PV simulator to track its maximum power points under different conditions.
The soft-switching performance of the proposed converter is tested at dif-
ferent operating points, as shown in Fig. 2.13. Due to the symmetry of the
topology and the modulation scheme, only the waveforms of S4 and S6 are
shown. As can be seen, the drain-source voltage has fallen to zero before
the corresponding gate-source voltage rises to its threshold voltage. That is,
the antiparallel diode conducts before the gate signal is applied. Thus, the
ZVS-on is achieved, leading to a negligible turn-on loss for the switches.
The measured efficiency curves of the proposed converter with the vari-
able dc-link voltage control (cf. Fig. 2.8) at different input voltages are shown
in Fig. 2.14(a). As can be seen, peak efficiencies over 95% are achieved for a
wide input voltage range, i.e., Vin = 25 V, 30 V, 34 V, 38 V and 43 V. The mea-
sured full-load (250-W) efficiency increases with respect to the input voltage.
This is due to the fact that the RMS currents and conduction losses reduce as
the input voltage rises. When the proposed converter is controlled to have a
constant dc-link (output) voltage 400 V, the efficiency is measured at different
input voltages Vin = 25 V, 34 V, and 38 V, as shown in Fig. 2.14(b). It can be
seen that the variable dc-link voltage control enables a remarkable efficiency
improvement for the proposed converter. Moreover, the proposed variable
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Fig. 2.15: Structures of a grid-connected PV microinverter system with two mains voltage levels
110/220 V and 220/230/240 V [6, 7, 13]. Source: [J2].
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Fig. 2.17: Four structures in the proposed converter: (a) full-bridge inverter unit on the primary
side; (b) symmetrical half-bridge inverter unit on the primary side; (c) full-bridge rectifier unit on
the secondary side; (d) asymmetrical half-bridge rectifier (voltage doubler) unit on the secondary
side. Source: [J2].
dc-link voltage control allows the converter to cope with a more wide input
voltage range Vin ∈ [17 V, 43 V] than the conventional fixed dc-link voltage
control (Vin ∈[20 V, 40 V]).
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2.5 Topology Extension–a Structure-Reconfigurable
SRC
As aforementioned, PV modules feature a wide range of output voltage.
Thus, the interfaced dc-dc converter should be capable of maintaining high
efficiency over a wide input voltage range. In addition, there are two dif-
ferent mains voltage levels, e.g., 110 V/120 V and 220 V/ 230 V/240 V, in
different countries [113]. When connecting to a 220/230/240-V grid, the in-
verter typically has a dc-link voltage of 340-400 V. However, for a 110/120-V
grid, it is preferable that the dc-link voltage is halved, i.e., 170-200 V; this way,
the reduced voltage and increased modulation index could help to minimize
the switching loss and output current harmonics for the inverter [114, 115].
Hence, it is favorable if the dc-dc converter is also able to flexibly configure
its output voltage, e.g., either 340-400 V or 170-200 V, as shown in Fig. 2.15.
In that regard, this chapter proposes a structure-reconfigurable series res-
onant converter which enables wide-input and configurable-output voltages.
The topology is shown in Fig. 2.16. It consists of a dual-bridge structure
on the primary side and a configurable half- or full-bridge rectifier on the
secondary side, as shown in Fig. 2.17. Thus, four structure combinations
can be obtained. The reconfigurability enables the proposed converter with a
fixed-frequency pulse-width modulation (PWM) scheme to achieve a fourfold
voltage gain range, i.e., from 0.5 to 2, as shown in Fig. 2.18. The primary-side
MOSFETs and the secondary-side diode can achieve the ZVS-on and ZCS-off,
respectively, leading to low switching losses [J2]. Moreover, the RMS currents
of the proposed converter are kept low over the fourfold gain range [0.5, 2],
as shown in Fig. 2.19. Therefore, the conduction losses are maintained low
as well. A 500-W converter prototype has been built and tested, and the ex-
perimental results verify the feasibility of the proposed converter. Detailed
analysis, design, and experimental verification are presented in [J2].
2.6 Summary
This chapter firstly discusses a new DMR-SRC for PV microinverters. The
modulation, operation principles, and key characteristics are analyzed. A 1-
MHz 250-W converter prototype is tested and the experimental results have
verified the theoretical analysis. The proposed converter can cope with a
wide input voltage range, e.g., from 17 V to 43 V. The active switches and
diodes can achieve ZVS-on and ZCS-off, respectively. Instead of the conven-
tional constant dc-link voltage control, a variable dc-link voltage control is
applied, which enables a remarkable efficiency improvement. High power
conversion efficiencies (peak efficiency = 95.5 %) can thus be achieved over a
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wide input voltage range from 17 V to 43 V, as tested on the 250-W prototype.
In addition, a new structure-reconfigurable SRC is also discussed. It suits well
for the grid-connected photovoltaic (PV) systems with a wide-input voltage
range and different grid voltage levels, i.e., 110/120 V and 220/230/240 V.
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Chapter 3
Thermal Modeling of PCB
for High-Power-Density
Converter Applications
3.1 Abstract
Miniature power semiconductor devices mounted on printed circuit boards
(PCBs) are normally cooled by means of PCB vias, copper pads, and/or
heatsinks. Various reference PCB thermal designs have been provided by
semiconductor manufacturers and researchers. However, the recommenda-
tions are not optimal, and there is a discrepancy among them, which may
confuse electrical designers. This chapter aims to develop analytical ther-
mal models for PCB vias and pads, and further to obtain the optimal design
for thermal resistance minimization. Firstly, the PCB via array is modeled
in terms of multiple design parameters; an optimal trajectory for the via di-
ameter is found in different cases. Then an axisymmetric thermal model is
developed for PCB pads where the heat conduction, convection and radia-
tion all exist; due to the interdependence of the conductive/radiative heat
transfer coefficient and the board temperature, an algorithm is proposed to
fast obtain the thermal resistance and to predict the semiconductor junction
temperature. Finally, the developed thermal models are verified by compu-
tational fluid dynamics (CFD) simulations and experiments.
3.2 Thermal Modeling and Design Optimization
of PCB Vias
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Fig. 3.1: (a) Vertical structure of a multilayer PCB with plated through holes (vias). Top view of
a via array in (b) pattern I and (c) pattern II. Source: [J3].
3.2.1 Thermal Modeling of PCB Vias
In medium power applications, a surfaced mounted device (SMD) is nor-
mally cooled by a heatsink, and a cluster of small vias are used to transfer
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Fig. 3.2: Dependence of the normalized thermal resistance on the number of layers Nl , copper
thickness tl , and PCB thickness t with different filler materials. (a) k f iller = 0.024 W/(mK), t =
0.6 mm; (b) k f iller = 0.024 W/(mK), t = 1.6 mm; (c) k f iller = 57.3 W/(mK), t = 0.6 mm; (d) k f iller
= 57.3 W/(mK), t = 1.6 mm. The thermal resistances are normalized based on t/(kFR4 · l · w),
as illustrated in (1). "p.u." represents “per unit”, meaning the normalized thermal resistance is
unitless. Source: [J3].
heat from the SMD to the heatsink [J3], as shown in Fig. 3.1(a). Two sim-
ple via patterns can be designed for a PCB pad with the dimension of l
(length) ×w (width) ×t (height/thickness) [J3], as illustrated in Fig. 3.1(b)
and (c). The heat flow through the copper barrels of the vias (i.e., plated
through holes, PTHs) is much more significant than the heat spreading in
the lateral direction, so it is assumed that heat transfers in the vertical direc-
tion only [J3]. Thus, the via array in patterns 1 and 2 can be divided into
m1 × n1 and m2 × n2 cells, respectively [J3]. It can be seen from the hori-
zontal cross-section of the via array that the basic via unit in pattern I is a
square of (φ + p) × (φ + p), whereas that in pattern II is rectangular with
[
√
3(φ + p)/2] × (φ + p) [J3]. That is, more vias are allowed in pattern II.
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For each cell, the one-dimensional (vertical) thermal resistance can be calcu-
lated as Θcell = Θbarrel//Θ f iller//(ΘCu + ΘFR4) [J3]. Then, the normalized
thermal resistance of the via array can be obtained as
Θvia,n =
Θvia
t/(kFR4l w)
=



4(p+φ)2kFR4

4πkCutPTH(φ− tPTH)︸ ︷︷ ︸
plated copper in via
+πk f iller(φ− 2tPTH)2︸ ︷︷ ︸
via f iller
+
t[4p2 + 8pφ + (4− π)φ2]
NCutCu/kCu + (t− NCutCu)/kFR4︸ ︷︷ ︸
copper and FR4 layers


, pattern I
2
√
3(p+φ)2kFR4

4πkCutPTH(φ− tPTH)︸ ︷︷ ︸
plated copper in via
+πk f iller(φ− 2tPTH)2︸ ︷︷ ︸
via f iller
+
t[2
√
3(p + φ)2 − πφ2]
NCutCu/kCu + (t− NCutCu)/kFR4︸ ︷︷ ︸
copper and FR4 layers


, pattern II
(3.1)
IPC-6012 specifies a minimum copper plating thickness of 20 µm for Class
1 PCBs, and 25 µm is a standard via plating thickness [116]. Thus, tPTH =
25 µm is used in the following analysis. Based on (3.1), it is obtained that
the normalized via thermal resistance rises when the via spacing p increases.
Therefore, p should be designed as small as possible. However, the allowed
minimum via spacing depends on the PCB manufacturers, and is generally 8
mil = 0.2 mm in practice.
The dependence of Θvia,n on the number of layers Nl , copper thickness
tl (i.e., tCu), and PCB thickness t is shown in Fig. 3.1 [J3]. As can be seen,
the parameters, Nl (the number of copper layers), tl (the thickness of a cop-
per layer) and t(PCB thickness), have a negligible impact on the normalized
thermal resistance, which implies that the term of the copper and FR4 layers
in the denominator of (3.1) have a much higher value compared to the vias
(including the plated copper and via filler) [J3]. That is, the heat is mainly
transferred through the vias. Hence, the term of the copper and FR4 layers
in the denominator of (3.1) can be neglected without scarifying accuracy [J3],
i.e.,
Θvia,n ≈



4(p+φ)2kFR4
4πkCutPTH(φ−tPTH)+πk f iller(φ−2tPTH)2
, pattern I
2
√
3(p+φ)2kFR4
4πkCutPTH(φ−tPTH)+πk f iller(φ−2tPTH)2
, pattern II
(3.2)
According to (3.2), the thermal resistance of a via array in pattern II is ap-
proximately
√
3/2 = 87% of that in pattern I.
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Fig. 3.3: . Dependence of the normalized thermal resistance on the diameter φ at different PCB
thickness and filler thermal conductivities for (a) pattern I and (b) pattern II. (c) Optimal via
diameter and spacing with respect to the filler thermal conductivity: the optimal parameters
enable the via array to achieve the minimum thermal resistance. Source: [J3].
3.2.2 Design Optimization of PCB Vias
From (3.2), we can also obtain the optimal via diameter for both patterns,
which can achieve the minimum thermal resistance, i.e.,
dΘvia,n
dφ
= 0⇒ φopt =
2tPTH(p + 2tPTH)(kCu − k f iller)
2tPTH(kCu − k f iller)− k f iller p
, patterns I&II (3.3)
Fig. 3.3(a) and (b) shows the thermal resistance characteristics of a via
array (in patterns I and II) with respect to the via diameter φ at different filler
materials.
As can be seen, an optimal via diameter can be identified when the filler
material is specified. The optimal via diameter contributes the minimum
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(a)
(b) (c)
Fig. 3.4: CFD simulation results of different PCBs. (a) vertical cut plane, 4-layer PCB, thickness:
1.6 mm, 2-oz copper on each layer, no via, power P = 1 W; (b) 4-layer PCB, thickness: 1.6 mm,
2-oz copper each layer, via diameter φ = 0.25 mm, power, P = 10 W, (c) 4-layer PCB (1.6 mm, 2
oz each layer), φ = 0.25 mm, P = 10 W. Source: [J3].
thermal resistance for the via array, as shown in Fig. 3.3(a) and (b). Based on
(3.3), the optimal via diameter versus the filler thermal conductivity can be
plotted, as shown in Fig. 3.3(c). It is seen that as the increase of the thermal
conductivity, the optimal via diameter also rises. Fig. 3.3(c) enables designers
to select the optimal via diameter for thermal resistance minimization of PCB
via arrays.
3.2.3 CFD and Experimental Results
CFD simulations of different PCB via arrays have been performed for the
DPAK (TO252) package, as shown in Fig. 3.4. With the help of vias, the
thermal resistance of a PCB is remarkably decreased from 120.32 K/W (no
via) to 1.86 K/W (with vias, φ = 0.25) [J3]. Fig. 3.5(a) and (b) shows the cal-
culated and simulated thermal resistances for a PCB via array with different
via patterns, diameters and filler materials. It is seen that the simulations
coincide with the calculations. Additionally, a proper design of the vias (i.e.,
pattern, diameter, filler material, etc) enables a remarkable thermal resistance
reduction [J3].
An experimental setup was built up, as shown in Fig. 3.6(a). The infrared
thermal image of the setup in the case of each DPAK diode generating 2.4-W
power loss is shown in Fig. 3.6(b). As can be seen, the diode mounted on the
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(a)                                                                                     (b)
[68]
Fig. 3.5: Comparison between the calculated and simulated thermal resistance of vias with
different parameters for the DPAK (TO-252): (a) pattern I; (b) pattern II. Source: [J3].
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Fig. 3.6: (a) Photo of the experimental setup: each diode (package: TO252) is attached to a PCB
and cooled by the heatsink; (b) thermal image of the experimental setup in steady-state when
each diode generates 3-W power loss. Source: [J3].
PCB with a via diameter of 0.25 mm has the lowest top-case temperature if
the vias are not filled. With solder filled, the via diameter 0.8 mm enables the
PCB to achieve the minimum thermal resistance. The trend agrees with the
above theoretical analysis [J3].
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Fig. 3.7: Simplified PCB board. (a) Vertical cut plane of a PCB board; (b) Heat transfer in a
circular PCB board: heat conduction in the radial direction, convection and radiation in the axial
direction. Source: [C1].
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Fig. 3.8: Equivalent thermal resistance diagram for a DPAK package mounted on a PCB. Source:
[C1].
3.3 Thermal Modeling and Sizing of PCB Copper
Pads
3.3.1 Heat Transfer in a Circular PCB
For the natural convection in the air, the flow remains laminar when the tem-
perature difference involved is less than 100 ◦C and the characteristic length
of the body is less than 0.5 m [117], which is almost always the case in elec-
tronic systems. Therefore, the airflow in the following analysis is assumed
to be laminar. The natural convection heat transfer coefficient for laminar
flow of air at atmospheric pressure, and radiation heat transfer coefficient are
given as [117]



hconv = λ[(Tx − Ta)/Lc]0.25
hradi = εσ[(Tx + 273)2 + (Ta + 273)2]× [(Tx + 273) + (Ta + 273)]
h = hconv + hradi
(3.4)
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where Tx is the PCB surface temperature. The PCB mask is an epoxy-based
lacquer, which is an organic material and has a high emissivity of about 0.9
[118]. Fig. 3.7 shows a simplified circular PCB board, where an axisymmetric
heat source (package) is located at the inner radius, and the outer edge is
assumed to be isothermal. In addition to the heat source, there are two heat
transfer zones, i.e., the middle zone (copper zone) within [rb, rs] and the
outer zone (FR4 zone) within [rs, re]. Heat transfers in both the radial/lateral
(conduction) and axial/vertical (convection and radiation) directions. For the
lateral heat conduction, the thermal conductivities in the two zones are
{
k1 = kCuNltl/t + kFR4(1− Nltl/t)
k2 = kFR4
(3.5)
In the vertical direction, it is assumed that the convective and radiative heat
transfer coefficients, hconv and hradi, are constant along the radial direction.
Then, in the cylindrical coordinate system, the governing equation for the
steady-state heat transfer is [119]
{
d2T
dr2 +
1
r
dT
dr − hk t (T − Ta) = 0
P = −2πrkt dTdr
(3.6)
where T represents the temperature at the radius of r. By doing algebraic
manipulations, (3.6) can be solved and the solutions are obtained as
{
∆T = aI0(z) + bK0(z)
P = −2πktz[aI1(z) + bK1(z)]
(3.7)
where ∆T = T − Ta, , I0 is the modified Bessel function of the first kind and
order 0, I1 is the modified Bessel function of the first kind and order 1, K0
iss the modified Bessel function of the second kind and order 0, K1 is the
modified Bessel function of the second kind and order 1, and a and b are
arbitrary constants. Eliminating a and b, and applying the two-port theory
yield [
∆Ti
Pi
]
= Tij
[
∆Tj
Pj
]
=
[
Aij Bij
Cij Dij
] [
∆Tj
Pj
]
(3.8)
where the subscript i and j represent the sending and receiving ports at any
locations, Tij is the transmission matrix, zi = ri
√
h/(kt), Aij = zj[I1(zj)K0(zi)+
I0(zi)K1(zj)], zj = rj
√
h/(kt), Bij = [I0(zj)K0(zi)− I0(zi)K0(zj)]/(2πkt), Cij =
2πktzizj[I1(zj)K1(zi)− I1(zi)K1(zj)], and Dij = zi[I0(zj)K1(zi) + I1(zi)K0(zj)].
The heat transfer from rs to re (including radial conduction and axial con-
vection and radiation) can be illustrated with a two-port system, i.e., the
temperature potential ∆Ts and heat flow Ps can be obtained as (3.8). Assume
that the outer edge of r = re is adiabatic in the horizontal direction, i.e., Pe =
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Give an initial copper pad radius rs
Give an initial temperature Te,g
Calculate thermal resistances ba, sa,and ea based on (3.12), 
(3.14) and (3.15), respectively
Tb,g = Tb,g + b 
Obtain the error between given and calculated temperatures
t = Tt,c   Tt,g, e = Te,c   Te,g, 
s = Ts,c   Ts,g, and b = Tb,c   Tb,g
Give an initial temperature Ts,g
Give an initial temperature Tb,g
Calculate the heat transfer coefficients h1 and h2 based on (3.4)
|b| < set?
|s| < set?
|e| < set?
Ts,g = Ts,g + s 
Te,g = Te,g + e 
Yes
Yes
Yes
No
No
No
Give an initial top-case temperature Tt,g
Cal. temperatures Tt,c, Te,c,Ts,c, and Tb,c based on (3.17),  (3.13)-(3.15)
Input parameters:
Ambient temperature Ta
Power loss P
PCB thickness t
Copper thickness tCu
Number of copper layers NCu
Package radius rb
Junction-top-case thermal resistance jt
Junction-case thermal resistance jc
Case-board thermal resistance cb 
Allowed maximum junction temperature 
Tjmax
|t| < set? Tt,g = Tt,g + t 
Yes
No
Increase rs
Stop and Save
Tj,c  Tjmax?
Yes
No
Calculate junction temperature Tj based on (17)
Fig. 3.9: Flowchart for calculating the thermal resistance of a PCB copper pad. Source: [C1].
0, then the thermal resistance from rs to the ambient, Θsa, can be derived as[
∆Ts
Ps
]
= Tse
[
∆Te
0
]
=
[
Ase Bse
Cse Dse
] [
∆Te
0
]
(3.9)
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Θsa =
∆Ts
Ps
=
Ase
Cse
(3.10)
As for the two-port system from rb to rs, we have
[
∆Tb
Pb
]
= Tbs
[
∆Ts
Ps
]
=
[
Abs Bbs
Cbs Dbs
] [
∆Ts
Ps
]
= TbsTse
[
∆Te
0
]
=
[
Abs Ase + BbsCse AbsBse + BbsDse
Cbs Ase + DbsCse CbsBse + DbsDse
] [
∆Te
0
]
(3.11)
Then the thermal resistance from rb to the ambient, and the temperature at
rb can be obtained as
Θba =
∆Tb
Pb
=
Abs Ase + BbsCse
Cbs Ase + DbsCse
(3.12)
Tb = Ta + PbΘba (3.13)
Manipulating (3.9) and (3.11) yields the equivalent thermal resistance from
rs to the ambient and the thermal resistance from re to the ambient when an
axisymmetric heat source is located at rb
ψsa =
∆Ts
Pb
=
Ase
Cbs Ase + DbsCse
⇒ Ts = Ta + Pbψsa (3.14)
ψea =
∆Te
Pb
=
1
Cbs Ase + DbsCse
⇒ Te = Ta + Pbψea (3.15)
It should be noted that ψsa and ψea are defined similarly to the thermal metric
ψJT adopted by the industry (JEDEC Standard: JESD51-2A [120]). They are
not true thermal resistances, but could be used to calculate the temperatures
at rs and re. The analysis above is carried out by assuming that the heat
source, copper pad, and PCB are circular. In practice, the majority of them
are rectangular in shape; thus the equivalent radius of a rectangular shape
can be approximated by rx =
√
axbx/π where ax and bx are the rectangular
side lengths and the subscript ‘x’ denotes ‘b’, ‘s’, and ‘e’.
3.3.2 Algorithm for Copper Pad Sizing
When an SMD is mounted on a PCB, the heat generated inside the device
will be dissipated in two parallel pathways: one is from the junction to the
top case, and finally to the ambient; the other is from the junction to the
bottom case, then to the board, and finally to the ambient. Fig. 3.8 shows the
equivalent thermal resistance diagram for a DPAK package mounted on a
PCB. If all the thermal resistances are known, then the top-case and junction
temperatures can be predicted by
Tt =
PΘta(Θjc + Θcb + Θba)
Θjt + Θta + Θjc + Θcb + Θba
+ Ta (3.16)
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Tj =
P(Θjt + Θta)(Θjc + Θcb + Θba)
Θjt + Θta + Θjc + Θcb + Θba
+ Ta (3.17)
where Θjt, Θjc, and Θta are package dependent thermal resistances. The
junction-top-case and junction-case thermal resistances Θjt and Θjc can be re-
garded as temperature-independent parameters, whereas the top-case-ambient
thermal resistance Θta relies on temperature. The detailed analysis and
derivation of the three parameters are given in [C1].
If the top-case temperature Tt and other thermal resistances are deter-
mined, then the board-ambient thermal resistance Θba can be obtained as
Θba =
PΘta(Θcb + Θjc)− (Tt − Ta)(Θjc + Θcb + Θjt + Θta)
Tt − Ta − PΘta
(3.18)
For the heat transfers from the junction to the top-case, from the junction to
the bottom-case, and from the case to the board, there is only heat conduction,
and therefore the corresponding thermal resistances Θjt, Θjc, and Θcb are
constant if neglecting the relatively small material property variation over
temperature. However, the heat transfers from the top-case to the ambient
and from the board to the ambient involve convection and radiation. Hence,
the thermal resistances Θta and Θba are temperature related. Meanwhile, the
total power loss P is divided into two parts Pt and Pb, i.e., P = Pt + Pb. Thus,
the thermal resistance Θta and Θba interact with each other as well. Therefore,
an algorithm taking into account all the five thermal resistances in Fig. 3.8 is
developed to design the copper pad size, as shown in Fig. 3.9.
Before the design, the system parameters, e.g., the ambient temperature
Ta, total Power loss P, PCB thickness t, copper thickness tCu, number of cop-
per layers NCu, package radius rb, junction-top-case thermal resistance Θjt,
junction-case thermal resistance Θjt, case-board thermal resistance Θcb, al-
lowed maximum junction temperature Tjmax, should be determined. Firstly,
a small initial value is given to the copper pad radius rs before the four given
temperatures Tt,g, Te,g, Ts,g, and Tb,g, are initialized. Then the heat transfer
coefficients h1 and h2 can be calculated based on (3.4), and the thermal re-
sistances Θta, Θba, ψsa and ψea can be obtained accordingly. After that, the
calculated temperatures Tt,c, Te,c, Ts,c and Tb,c are compared with the given
temperatures Tt,g, Te,g, Ts,g, and Tb,g; also the errors can be obtained, i.e.,
εt = Tt,c − Tt,g, εe = Te,c − Te,g, εs = Ts,c − Ts,g, and εb = Tb,c − Tb,g. If the
absolute error εx is greater than the preset limit εlmt, then the given tempera-
ture Tx,g will be updated by adding αεx where α is an incremental coefficient
and the subscript x represents ‘t’, ‘e’, ‘s’, or ‘b’. If all four temperature errors
are smaller than εlmt, then the algorithm proceeds to calculate the junction
temperature Tj according to (3.17). If the calculated Tj is higher than the
allowed maximum junction temperature, then the copper pad radius re will
be increased. Otherwise, it implies that the current copper pad radius re is
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Fig. 8.  Photo of the built PCBs with different copper pad sizes. 
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Fig. 9.  Thermal images of diodes mounted on PCBs with 0.5-W power losses 
injected and different sizes of copper pads. 
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Fig. 10.  Comparison of junction and top-case temperatures between 
measurements and calculations when 0.5-W power losses are generated inside 
the diode. 
thermal images of the diodes are captured for different sizes of 
copper pads, as shown in Fig. 9.  
    Fig. 10 depicts the measured and calculated junction and top-
case temperatures when P = 0.5 W. As can be seen, there is a 
significant top-case temperature difference between the 
conventional model [13], [19] and the measurements, 
especially when the copper pad radius is smaller than 15 mm. 
In contrast, the proposed model can help to predict the top-case 
temperature with a small error. Therefore, the new model can 
be used to predict the junction temperature. The maximum 
operating junction temperature of the selected diode VS-
6EWL06FN-M3 is 175 oC [24]. For the sake of high reliability, 
the maximum junction temperature Tjmax should be lower than 
the limit, e.g., Tjmax = 100 oC. Then the minimum copper radius 
can be found, as illustrated in Fig. 10. Based on the proposed 
model, the minimum copper radius re is 3.9 mm, whereas the 
conventional model gives a minimum copper radius of 7.3 mm, 
which corresponds to a 250% increase of the copper pad area 
compared to the design of re = 3.9 mm. 
V. CONCLUSIONS 
    This paper proposes a new method for sizing PCB copper 
pads. An axisymmetric thermal resistance model is firstly 
developed for naturally cooled PCB pads. Then an algorithm is 
proposed to find the thermal resistance of the PCB pad and the 
junction temperature of the chip at different pad sizes and 
ambient temperatures. CFD simulations and experimental 
measurements agree well with the analytical model. It is 
concluded that 1) the conventional analytical thermal model for 
PCB pads overestimates the semiconductor junction 
temperature, particularly when the copper pad is small in size 
(< 15 mm); 2) the proposed thermal model and algorithm are 
able to predict the device junction temperature and size the 
copper pad with small errors. 
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Fig. 3.10: Photo of the built PCBs with different copper pad sizes. Source: [C1].
large enough for cooling. In this way, we can find the minimum re, which
can help to achieve the maximum power density while meeting the thermal
specifications.
3.3.3 Experimental Results
Four DPAK diodes VS-6EWL06FN-M3 are mounted on four 2-layer PCBs (70-
µm copper thickness for each layer) with different sizes of copper pads, as
shown in Fig. 3.10. All diodes are serially connected to a dc power source,
and thus the diodes can generate equal power losses, which are further dis-
sipated by the copper pad and natural convection. The steady-state thermal
images of the diodes are captured for different sizes of copper pads, as shown
in Fig. 3.11. Fig. 3.12 depicts the measured and calculated junction and top-
case temperatures when P = 0.5 W. As can be seen, there is a significant top-
case temperature difference between the conventional model [67, 121] and
the measurements, especially when the copper pad radius is smaller than 15
mm. In contrast, the propose model can help to predict the top-case temper-
ature with a small error. Therefore, the new model can be used to predict the
junction temperature. The maximum operating junction temperature of the
selected diode VS-6EWL06FN-M3 is 175 ◦C. For the sake of high reliability,
the maximum junction temperature Tjmax should be lower than the limit, e.g.,
Tjmax = 100 ◦C. Then the minimum copper radius can be found, as illustrated
in Fig. 3.12. Based on the proposed model, the minimum copper radius re
is 3.9 mm, whereas the conventional model gives a minimum copper radius
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(a) (b)
(c) (d)
Fig. 3.11: Thermal images of diodes mounted on PCBs with 0.5-W power losses injected and
different sizes of copper pads. (a) copper pad size: 7.8 mm × 8.4 mm; (b) copper pad size: 13
mm × 14 mm; (c) copper pad size: 18.2 mm × 19.6 mm; (d) copper pad size: 26 mm × 28 mm.
Source: [C1].
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Fig. 3.12: Comparison of the junction and top-case temperatures between measurements and
calculations when 0.5-W power losses are generated inside the diode. Source: [C1].
of 7.3 mm, which corresponds to a 250% increase of the copper pad area
compared to the design of re = 3.9 mm.
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3.4 Summary
This chapter develops analytical thermal resistance models for PCB vias and
pads. A one-dimensional thermal resistance model is built for two patterns
of via arrays; an optimal via design trajectory is then proposed for thermal
resistance minimization in different specifications. An axisymmetric thermal
resistance model is developed for naturally cooled PCB pads; an algorithm
is proposed to find the thermal resistance of PCB pads with different pa-
rameters. CFD simulations and experimental measurements agree well with
the analytical models. It can be concluded that 1) when the PCB parameters
are determined, there exists an optimal via diameter which can achieve the
minimum thermal resistance; 2) the layout of pattern 2 and solder filling can
help to reduce the thermal resistance of vias; 3) the conventional analytical
thermal model for PCB pads overestimates the semiconductor junction tem-
perature, particularly when the copper pad is small in size; by contrast, the
proposed thermal model of PCB pads is able to accurately predict the device
junction temperature.
Related Publications
J3. Y. Shen, H. Wang, and F. Blaabjerg, "Thermal Resistance Modelling
and Design Optimization of PCB Vias," Microelectron. Rel., vol. PP, no.
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Chapter 4
Characterization and
Electro-Thermal Modeling of
GaN eHEMTs
4.1 Abstract
In order to better optimize GaN eHEMT based PV microinverters, the critical
parameters, i.e., die area, transconductance, drain-source on-state resistance
and output capacitance of a series of GaN eHEMTs are characterized, yielding
generic parameter models. In addition, the turn-off power loss and junction-
case thermal impedance of those GaN eHEMTs are modeled as well.
4.2 Parameter Characterization of GaN eHEMTs
For the series of 650-V GaN eHEMTs from GaN SystemsTM, the current rating
and on-state drain-source resistance of a transistor are achieved by employing
different standard die units in parallel, as shown in Fig. 4.1. The numbers of
die units inside GS66502B, GS66504B, GS66506T and GS66508B are 2, 4, 6,
and 8, respectively. Thus, their on-state drain-source resistances at 25 ◦C are
inversely proportional to the number of die units Nunit, i.e., Rds,on@20C = 200
mΩ for GS66502B [123], 100 mΩ for GS66504B [124], 67 mΩ for GS66506T
[125], and 50 mΩ for GS66508B [126].
4.2.1 Normalized Drain-Source On-State Resistance
Due to the advanced GaNPX R© package, a very low parasitic inductance (0.2
nH) can be achieved for the 650-V GaN eHEMTs [127]. As results, a fast
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Fig. 4.1: Die and package of the 650-V GaN eHEMTs of GaN SystemsTM. (a) Microscopy images
of four 650-V GaN dies [122]; The numbers of die units inside GS66502B, GS66504B, GS66506T
and GS66508B are 2, 4, 6, and 8, respectively. The total die area of GS66508P (12.3 mm2 [85]) is
almost twice of that of GS66504B (6.1 mm2 [86]). (b) Package structure of GaN eHEMT GS66508P
built up in Solidworks. (c) Die and package areas of the GaN eHEMTs GS66502B, GS66504B,
and GS66508B. Source: [J4].
turn-on/off is possible, the turn-off loss of a GaN eHEMT can be as low
as the energy stored in the parasitic output capacitor, and the drain-source
current flowing through the device can be evenly distributed to each die unit.
Therefore, the characteristics of a GaN unit are firstly investigated here.
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Fig. 4.2: Drain-source on-state resistance per 650-V GaN die unit of GaN Systems. The crosses
represent the values from the datasheets [123–126], and the dashed lines are the fitting results.
Source: [J4].
Fig. 4.2 presents the dependence of the on-state resistance per unit rds,on
on the drain-source current flowing through a die unit, ids and the junction
temperature Tj. As can be seen, the on-state drain-source resistance per GaN
unit increases with respect to the junction temperature Tj and drain-source
current ids. All the four GaN eHEMTs have almost the same performance for
the normalized on-state resistance rds,on. Therefore, the on-state drain-source
resistance of a GaN device with Nunit die units can be fitted as
Rds,on(Ids, Tj) =
ra exp(rb Ids/Nunit) + rc exp(rd Ids/Nunit)
Nunit
(4.1)
in which Ids = Nunitids is the total drain-source current flowing through the
GaN device, ra, rb, rc, and rd are junction temperature dependent parameters
and can be fitted as ra = ra1 exp(ra2Tj), rb = rb1 exp(rb2Tj), rc = rc1 exp(rc2Tj),
and rd = rd1 exp(rd2Tj), where ra1, ra2, rb1, rb2, rc1, rc2, rd1, and rd2 are fitted
coefficients. More detailed analysis on the parameters characterization of
650-V GaN eHEMTs can be found in [J4].
4.2.2 Normalized Transconductance and Parasitic Capacitance
The switching performance and gate drive loss depend on the transconduc-
tance G f s and the parasitic capacitances of a GaN eHEMT, i.e., the input ca-
pacitance Ciss, the output capacitance Coss, and the reverse capacitance Crss.
The transconductance is defined as
G f s =
Ids
Vgs −Vth
(4.2)
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Fig. 4.3: Normalized transconductance, parasitic capacitance and charge per GaN die unit: (a)
transconductance characteristics for a series of 650-V eHEMTs from GaN Systems, GS66502B,
GS66504B, GS66508B and GS66516B, (b) parasitic output capacitance, reverse capacitance and
input capacitance per die unit for GS66502B/04B/06T/08B, (c) fitted charge stored in the output
capacitance of a die unit. Source: [J4].
where Vgs denotes the gate-source voltage, and Vth is the gate-source thresh-
old voltage of a GaN eHEMT. Divided by the number of die units inside a
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GaN eHEMT, the normalized transfer characteristic ids −Vgs can be obtained
from the datasheets [123–126], as shown in Fig. 4.3(a). It is seen that all
the GaN eHEMTs share almost the same normalized transfer characteristic,
implying that G f s = Nunitg f s holds for all the 650-V series of GaN eHEMTs.
The capacitances are proportional to the total die area of a GaN eHEMT.
Based on the datasheets [123–126], the capacitance per unit with respect to
the drain-source voltage vds can be obtained, as shown in Fig. 4.3(b). It
is seen that all the investigated GaN transistors, i.e., GS66502B, GS66504B,
GS66506T, and GS66508B, share the same normalized capacitance for the
three capacitors, ciss, coss, and crss. Therefore, the actual parasitic capaci-
tance of a GaN eHEMT can be obtained by Ciss = Nunitciss, Coss = Nunitcoss,
and Crss = Nunitcrss.
Particularly, the charge stored in the parasitic output capacitor Coss, i.e.,
Qoss, determines the ZVS realization of a GaN eHEMT. Therefore, the char-
acteristics of the output charge per unit, qoss, with respect to the drain-source
voltage vds are shown in Fig. 4.3(c). The parasitic output charge is governed
by
qoss(Vds) =
∫ Vds
0
coss(vds)dvds =
∫ 0
Vds
coss(vds)dvds (4.3)
where Vds represents the starting or ending drain-source voltage when charg-
ing or discharging the parasitic output capacitor coss. It can be seen that the
parasitic output charge of a GaN device is also proportional to the embedded
die units inside. Fitting the normalized output charge yields
qoss(Vds) = qa exp(qbVds) + qc exp(qdVds) (4.4)
where qa, qb, qc and qd are fitted coefficients. Then the actual parasitic output
charge Qoss of a GaN eHEMT can be derived by Qoss = Nunitqoss.
4.3 Turn-off Power Loss of GaN eHEMTs
A double-pulse testing setup has been built up to characterize the power de-
vices. The turn-off waveforms at Vds = 200 V and Ids = 1.43 A are shown
in Fig. 4.4(a). When the gate voltage Vgs falls to below the threshold volt-
age, the channel is cut off quickly, but the drain-source voltage Vds has not
significantly increased. Therefore, the drain-source current is diverted to the
output capacitor of the GaN eHEMT, causing Vds to rise from 0 to 200 V. The
measured turn-off energy loss is approximately equal to the energy stored in
the output capacitor Coss, as shown in Fig. 4.4(b). It should be noted that
the calculated turn-off energy loss Eo f f (u Eoss) is not truly dissipated dur-
ing the turn-off period. If the switch is subsequently turned on under hard
switching, then the energy stored in the output capacitor Coss, i.e., Eoss, is
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Fig. 14. Double-pulse test on the GaN Systems GS66504B: (a) measured turn-off waveforms of GS66504B, (b) comparison between the measured turn-off energy 
loss and the energy stored in the output capacitance of GS66504B at Vds = 200 V. 
    For the conduction loss of S5-S6, it can be derived as 
 256, 56, 56,2S con S on S rmsP R I  (18) 
where RS56,on is the on-state resistance of S5 and S6, and IS56,rms is the RMS current flowing through S5 and S6. 
3) Diodes 
    All output rectifier diodes turn off under ZCS. Nevertheless, four SiC Schottky diodes, with the part number being C3D02060E, 
are used. The reverse recovery loss is almost zero and it can be neglected. The conduction loss of the rectifier diodes can be calculated 
as 
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where VF and RD are the voltage drop at the zero current and the resistance of the diode, respectively. ID12,avg and ID34,avg represent 
the average currents of D1-D2 and D3-D4, respectively. ID12,rms and ID34,rms denote the RMS currents of D1-D2 and D3-D4, respectively. 
B. Magnetic Components 
 
Fig. 15.  Power loss density of ML91S material under sinusoidal excitation. 
(a)
Vgs
Vds
IL
Ids
Vds×Ids
(b)
Fig. 4.4: Results of the double-pulse test on a GaN eHEMT GS66504B bridge: (a) measured turn-
off waveforms of GS66504B, (b) comparison between the measured turn-off energy loss and the
energy stored in the output capacitance of GS66504B a Vds = 200 V. Source: [J1].
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Fig. 4.5: (a) Vertical structure of a bottom-cool d GaN eHEMT with the GaNPX R© package; (b)
Four-layer Cauer-type junction-case thermal impedance model. Source: [J4].
dissipated on the channel. If the switch can achieve ZVS-on, then the energy
stored in the output capacitor will be transferred instead of being dissipated.
Therefore, for the converters in which the employed GaN eHEMTs can realize
ZVS-on, the GaN eHEMTs can achieve a quasi-lossless turn-off as well [J2].
4.4 Junction-Case Thermal Impedance of GaN eHEMTs
The vertical structure of a bottom-cooled GaN eHEMT with the GaNPX pack-
age is shown in Fig. 4.5(a). For the heat transferred from the junction to case,
there are four layers involved, i.e., a GaN die layer, a Si layer, an attachment
layer, and a copper base layer. Thus, the Cauer-type junction-case thermal
model can be illustrated in Fig. 4.5(b), where the Cauer-type RC parameters
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(a)
(b)
Fig. 4.6: Normalized thermal resistance and capacitance of each layer for the 650-V GaN Systems
eHEMTs GS66502B (Nunit = 2), GS66504B (Nunit = 4) and GS66508B (Nunit = 8). (a) thermal
resistance per unit; (b) thermal capacitance per unit. Source: [J4].
can be derived based on the geometry dimension and material property of
each layer. The thermal resistance can be calculated by Rth = d/(λ · Ac),
where d is the layer thickness, λ is the material thermal conductivity in
W/(m-K), and Ac is the chip area. The junction-case thermal capacitance
is governed by Cth = c · ρ · d · Ac, where c is the specific heat in Ws/(g·K),
and ρ is the material density in g/m3.
It is obvious that the junction-thermal resistance is theoretically inversely
proportional to the total chip area Ac or the number of die units Nunit whereas
the thermal capacitance is directly proportional to Ac or Nunit. The RC pa-
rameters of each layer of the 650-V GaN eHEMTs (GS66502B, GS66504B,
GS66508B) are extracted from the datasheets [123, 124, 126]. Then the nor-
malized thermal resistance rjcn and capacitance cjcn (i.e., the thermal resis-
tance and capacitance per die unit) can be obtained by rjcn = RjcnNunit and
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cjcn = Cjcn/Nunit, where n represents the layer number. For different num-
bers of units Nunit, the normalized thermal resistance cjcn and capacitance
cjcn of each layer are almost the same, as illustrated in Fig. 4.6.
The thermal performance of a GaN eHEMT is also determined by the
cooling system which may vary significantly with different designs. Most of
the PV microinverter products on the market are filled up with high-thermal-
conductivity compound [18] in order to improve the cooling performance and
protect the converters from humidity erosion. However, the compound rein-
forces the thermal cross-coupling among the components inside the microin-
verter enclosure. The heat propagation from the components to the ambient
can be divided into three parts, i.e., from the junction/hotspot to the case,
from the case to the enclosure, and from the enclosure to the ambient. For
the first two heat transfer paths, heat conduction is the main way, whereas
the third heat transfer path, i.e., from the enclosure to the environment, in-
volves all the three heat transfer approaches, heat conduction, convection
and radiation. The heat transfer rate of convection is related to the temper-
ature gap between the enclosure surface and the circumstance, whereas the
radiation intensity depends on the absolute temperatures [87]. The partici-
pation of convection and radiation makes the whole thermal system strongly
nonlinear [18].
4.5 Summary
This chapter characterizes the key parameters, i.e., drain-source on-state re-
sistance, transconductance, parasitic capacitance, and models the electro-
thermal performance of a series of 650-V GaN eHEMTs. It turns out that
an actual GaN eHEMT is achieved by multiple standard die units in parallel,
and the normalized characteristics are almost independent of the number of
die units inside, which simplifies the design optimization in GaN eHEMT
applications.
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Cost-Volume-Reliability
Pareto Optimization of a PV
Microinverter
5.1 Abstract
A multiobjective Pareto optimization routine is proposed in this chapter in
order to systematically assess the concepts with respect to the annual degra-
dation, annual energy loss, volume and cost of a PV microinverter. As an
important performance criterion, the reliability is included in the multiobjec-
tive optimization, which previously has not been discussed in the literature.
Thus, a practical trade-off can be made among annual degradation, annual
energy yield, volume, and cost for the PV microinverter. Firstly, the operation
principle and characteristics of the inverter stage operating in the boundary
conduction mode (BCM) are discussed for the waveform modeling. Then, the
components parameters are characterized and the electro-thermal models are
developed for the microinverter system. After that, the critical performance
metrics, reliability, cost, and volume, are modeled before the multiobjective
Pareto optimization is conducted.
5.2 Operation Principle and Characteristics of the
Proposed PV Microinverter
5.2.1 Topology Description
Fig. 5.1 shows the proposed two-stage PV microinverter topology which con-
sists of a dual-mode-rectifier based series resonant converter (DMR-SRC) as
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Fig. 5.1: Schematic of the proposed two-stage PV microinverter. Source: [J4].
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capacitor model of the bridge-leg. Source: [J4].
the front-end stage and a full-bridge inverter as the secondary stage. The
detailed operation principles, characteristics and experimental verifications
of the DMR-SRC have been presented in Chapter 2 and [J1]. A microinverter
prototype has been built, as shown in Fig. 2.9. The main focus of this chap-
ter is the design optimization of the inverter stage composed of the active
switches S7 − S10, filter inductor L f and capacitor C f .
5.2.2 Boundary-Conduction-Mode Operation
The inverter is controlled to operate in the boundary conduction mode (BCM)
[30] such that the active switches S7 − S10 can achieve ZVS. The bridge leg
S7 − S8 operates at high frequencies whereas the other bridge leg S9 − S10
is synchronous with the grid voltage vg. In the positive half line cycle, i.e.,
vg > 0, S10 will be controlled to operate in the on-state and S9 will be kept
in the off-state; when the grid voltage enters into its negative half cycle, i.e.,
vg < 0, then S10 will be turned off, and S9 will be kept in the on-state. Due
to the symmetry of topology and operation, only the positive half line cycle
is analyzed.
When vg > 0 and S10 are kept on, the inverter can be regarded as a
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Fig. 5.3: (a) Inductor current over a line cycle; (b) Inductor current and drain-source voltage of
S8, i.e., Vds8, in the case of vg < Vdc/2; (c) Inductor current and drain-source voltage of S8, i.e.,
Vds8, in the case of vg > Vdc/2. Source: [J4].
buck dc-dc converter with a varying output vg, as shown in Fig. 5.2. The
ZVS realization of a switching leg relies on the charging and discharging the
parasitic output capacitors of switches. The parasitic output capacitor of a
GaN HEMT is highly nonlinear and it varies with respect to its drain-source
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voltage vds, as illustrated in Fig. 5.2(a). For a bridge leg, e.g., S7− S8, the two
parasitic output capacitors are in parallel in capacitance but in series in the
drain-source voltage, i.e., Ceq(ve f ) = Ceq(vds8) = Coss7(vds7)||Coss8(vds8) =
Coss7(Vdc − vds8)||Coss8(vds8). Thus, the equivalent output capacitance of a
bridge leg is a bathtub curve with respect to the bridge output voltage ve f .
The charge stored in a capacitor, e.g., Qoss7, can be obtained by
Qoss7(Vds) =
∫ Vds
0
Coss7(vds)dvds =
∫ 0
Vds
Coss7(vds)dvds (5.1)
where Vds is the starting or ending voltage when fully discharging or charg-
ing a capacitor. For the half-bridge composed with the two parasitic capaci-
tors Coss7 and Coss8, the required charge to fully charge or discharge Ceq can
be calculated by
Qreq(Vdc) = 2Qoss7(Vdc) = 2Qoss8(Vdc) (5.2)
With the BCM modulation, the triangular inductor current iL f has two
bounds, i.e., the upper bound ipk and the lower bound ivl , as shown in Fig.
5.3(a). The average inductor current, i.e., the gray dashed line, equals to the
grid current. The lower bound of the triangular inductor current is used
to achieve ZVS of S7 and S8. In order to minimize the conduction losses,
the inductor rms current should be kept possibly low. Therefore, the lower
current bound ivl should be maintained small in the absolute value under
the condition of ZVS. Thus, when the grid voltage vg changes over time, the
mathematical expression of the lower bound ivl varies and the timing of the
gate drive signals change as well. Specifically, in case I (vg < Vdc/2), S8
should be turned off at iL f = ir1 while iL f is decreasing, and S7 should be
turned on at iL f = 0 while iL f is increasing; in case II, however, S8 should
be turned off at iL f = 0 while iL f is decreasing, and S7 should be turned on
at iL f = ir2 while iL f is increasing. The detailed analysis of the operation
process in the two cases can be found in [J4].
5.3 Electro-Thermal Modeling
5.3.1 Power Loss Modeling
DC-DC Stage
Since both the dc-dc stage and the inverter stage are integrated into the same
PCB, and they will be enclosed by an aluminum case, the power losses of
the dc-dc stage will affect the enclosure temperature. Therefore, the power
loss characteristic of the dc-dc stage needs to be taken into account. A 60-cell
PV module, JinkoSolar JKM300M-60 [128], is assumed to supply the microin-
verter. The dc-dc stage enables the PV module to operate at maximum power
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points (MPPs) irrespective of the solar irradiance SI and ambient tempera-
ture Ta. The measured efficiency of the front-stage dc-dc converter is shown
in Fig. 2.14 [43]; then a power loss lookup table can be created with respect
to the maximum power point, i.e., the input voltage Vin and power Pin.
GaN eHEMTs S7 − S10
Since all GaN eHEMTs in the inverter stage, i.e., S7 − S10, can achieve ZVS,
their switching loss can be neglected. Thus, only the conduction loss Pl,S7 is
taken into account, and it can be obtained as
Pl,S7 =
1
T0
∫ T0
0
i2S7(t)Rds,on(iS7, Tj)dt ≈
1
T0
M
∑
m=1
i2S7,rms(m∆t)Rds,on(iS7,rms, Tj)∆t
(5.3)
where iS7 and iS7,rms are the real-time current and rms current flowing through
S7, and Rds,on is the drain-source on-state resistance of S7. It is noted that
Rds,on depends on both the drain-source current iS7 and the junction temper-
ature Tj, as illustrated in Fig. 4.2.
Filter Inductor L f
The planar ER cores have shorter mean turn lengths than EE cores, and there-
fore provide lower winding resistances for the same core area. The power
loss density curve of ferrite material 3C95 is flat concerning the operating
temperature [129]. Hence, the four standard 3C95 ER cores, ER18/3.2/10,
ER23/3.6/13, ER25/6/15, ER32/6/25, are chosen as the candidate to imple-
ment the filter inductor L f .
The power losses of the filter inductor L f are composed of the winding
loss and the core loss. Since the magnetic cores are excited with nonsinu-
soidal voltages, and the core loss density can be calculated with the improved
generalized Steinmetz equation (iGSE) [130]
Mathematically, the inductor current over a line cycle T0 can be expressed
as a Fourier series. Then, the inductor winding loss Pwl,L f can be obtained by
Pwl,L f =
K
∑
k=0
I2L f ,rms,kRac,k (5.4)
where k represents the harmonic order, K is the highest harmonic order con-
sidered, IL f ,rms,k is the rms value of the kth harmonic of iL f , and Rac,k is
the resistance of a conductor at the frequency of k f0. The AC resistance of
a winding increases dramatically with respect to frequency due to the skin
effect and proximity effect, and it can be calculated with the Dowell equa-
tion [131, 132].
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5.3.2 Thermal Modeling
Most of the PV microinverter products on the market are filled up with high-
thermal-conductivity compound in order to improve the cooling performance
and protect the converters from humidity erosion. For the proposed microin-
verter, it is implemented with a four-layer PCB and will be enclosed in an
aluminum case with a thickness of 2 mm and a dimension of 150 mm × 100
mm × 20 mm by natural cooling. Likewise, the enclosure will be filled up
with high-thermal-conductivity (0.7 W/(K·m)) compound [133].
The heat propagation from components to the ambient can be divided
into three parts, i.e., from the junction/hotspot to the case, from the case to
the enclosure, and from the enclosure to the ambient, as shown in Fig. 5.4(a).
The thermal behavior of a system can be modeled by a series of lumps of ther-
mal resistance R and capacitance C. Based on the connection of RC lumps,
they can be classified into the Foster and Cauer-type thermal networks. The
Cauer RC network enables the series connection of subsystems, and there-
fore it is considered accurate to predict the temperature of a system [134].
However, the Cauer model parameters are normally hard to derive because
the internal geometry, materials, and effective heat path of devices all have to
be determined [134].
The Foster RC network is built by fitting the measured temperature dy-
namics of devices, which means that it is only a behavioral description of a
subsystem but no true physical description. Therefore, it is not appropriate
to connect multiple Foster-type thermal subsystems; otherwise, there will be
a significant error for the temperature prediction [134, 135]. Fortunately, the
Foster-type circuit can be transformed into a Cauer circuit which allows for
the construction of the thermal models of the complete system [135]. On
the other hand, the mathematical representation of the Cauer form is much
more complicated than the Foster equation. The Cauer-model parameters
cannot be directly used for fast discrete temperature calculation. Therefore,
the system-level Cauer model has to be transformed back into a Foster-type
circuit for fast discrete temperature calculation.
A system-level thermal modeling method is proposed for the enclosed
PV microinverter system, as shown in Fig. 5.5. With the derived thermal
impedances, the junction temperature of the kth eHEMT can be obtained by
the incremental convolution equations, i.e.,



∆Tjek(x + 1) =
N
∑
n=1
[
∆Tjek,n(x)e−t/τk,n + Plk(x)Rk,n(1− e−t/τk,n)
]
∆Tea(x + 1) = ∆Tea(x)e−t/τea,eq + Pl,tot(x)Rea,eq(1− e−t/τea,eq)
Tjk(x + 1) = ∆Tjek(x + 1) + ∆Tea(x + 1) + Ta
(5.5)
where x represents the number of steps in calculation, ∆Tjek is the junction-
enclosure temperature difference of the kth device, ∆Tjek,n is the junction-
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Fig. 5.4: Thermal impedance network of an enclosed converter system. (a) Junction-ambient
thermal impedances represented by Cauer thermal models. (b) Junction-enclosure thermal
impedances composed of multi-order Foster thermal models. (c) Equivalent enclosure-ambient
thermal impedance represented by a multi-order Foster thermal model. Source: [J4].
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i) Obtain the Cauer-circuit parameters of the junction-
case thermal impedances (Zjck) of GaN eHEMTs from 
datasheet
ii) Perform FEM simulations and obtain the fitted 
Foster-circuit parameters of the case-enclosure thermal 
impedances (Zcek) of GaN eHEMTs
iii) Transform the Foster circuits of the case-enclosure 
thermal impedances into Cauer circuits (see green dashed 
boxes in Fig. 5.4(a))
iv) Connect the junction-case and case-enclosure 
subsytems by Cauer circuits (see Fig. 5.4(a))
v) Transform the junction-enclosure Cauer circuits into 
Foster models, i.e., from Fig. 5.4(a) to Fig. 5.4(b) 
vi) Perform FEM simulations for the equivalent 
enclosure-ambient thermal impedance ea (see Fig. 5.4(c)) 
at different total power losses and ambient temperatures. 
vii) Fit ea as a multi-order Foster model. 
Fig. 5.5: Proposed flowchart of the thermal impedance network derivation for the long-term
junction temperature calculation. Source: [J4].
enclosure temperature difference calculated by the nth Foster RC lump (i.e.,
Rk,n and τk,n/Rk,n), Plk is the power loss of the device, ∆Tea is the enclosure-
ambient temperature difference, and Ta is the ambient temperature.
The junction-case thermal impedances of GaN eHEMTs have been mod-
eled in Chapter 4. The case-enclosure and enclosure-ambient thermal impedances,
Zce and ψea, are modeled as follows:
Case-Enclosure and Junction-Enclosure Thermal Impedances–Zce and Zje
Heat conduction is the primary way for the heat transfered inside the compound-
filled enclosure. For the heat transfer from the case to the enclosure, it is quite
difficult to perform an analytical characterization because of the irregular ge-
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Fig. 5.6: FEM simulation model of the microinverter built in Ansys/Icepak. (a) Percentage of
copper on the PCB top layer; (b) Enclosure, PCB (including traces and vias) and main compo-
nents of the PV microinverter. Source: [J4].
ometry of heat transfer medium. Hence, detailed structure models of all main
components, enclosure, and PCB (including traces and vias) are built in AN-
SYS/Icepak based on real dimensions and material properties, as shown in
Fig. 5.6. To extract the case-enclosure thermal impedance of eHEMTs, multi-
ple system-level FEM simulations are conducted for the three cases of S7−S10
being implemented with GS66502B, GS66504B or GS66508B, as shown in Fig.
5.7(a). Since GS66502B and GS66504B have the same package dimension,
their case-enclosure thermal impedances are the same. Meanwhile, it is no-
ticed that the Zce difference among S7 − S10 is negligible. Therefore, the
average Zce of S7 − S10 is obtained to represent their case-enclosure thermal
impedance, as shown in Fig. 5.7.
Then, the average Zce curves are fitted as multiorder Foster models which
are further transformed into Cauer models with the method proposed in
[135]. Thus, the junction-case and case-enclosure Cauer-type RC circuits can
73
Chapter 5. Cost-Volume-Reliability Pareto Optimization of a PV Microinverter
GS66502B/04B
GS66508B
(a) 
(b) 
Fig. 5.7: Case-enclosure thermal impedance of S7 − S10 implemented with different GaN
eHEMTs (GS66502B, GS66504B and GS66508B): (a) FEM simulations for S7 − S10, (b) fitted case-
enclosure thermal impedance. Source: [J4].
be connected in series, as shown in Fig. 5.8. At low and high frequencies,
Zje is dominated by Zce and Zjc, respectively. Finally, the junction-enclosure
thermal impedance curves are fitted as multiorder Foster models in order to
perform a fast numerical calculation for one-year data.
Enclosure-Ambient Thermal Impedance Zea
All the three heat transfer ways, i.e., conduction, convection and radiation,
are involved in the heat propagation from the enclosure to the ambient.
Therefore, its heat transfer coefficient depends on both the enclosure and
ambient temperatures. The aluminum enclosure has a high thermal con-
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Fig. 5.8: Junction-enclosure thermal impedance of GaN eHEMTs GS66502B, GS66504B and
GS66508B. Source: [J4].
ductivity, i.e., 205 W/(m·K), and thus, the enclosure is almost isothermal.
To obtain the equivalent enclosure-ambient thermal impedance ψea (see Fig.
5.4), multiple FEM simulations are conducted at different total power losses
and ambient temperatures [J4]. Then, the FEM simulation results are fitted
as a first-order Foster model
ψea = Rea,eq
(
1− e−t/(Rea,eqCea,eq)
)
(5.6)
where Cea,eq is found to be constant as 1100 J/K but Rea,eq is a function of the
total power loss and ambient temperature, i.e., Rea,eq = (1.742P−0.114l,tot )(1.8−
7.48× 10−3Ta).
5.4 Modeling of Lifetime, Cost and Volume
5.4.1 Lifetime Modeling of GaN eHEMT
Failure Mechanism
DC power cycling (PC) tests [136] on the GaN eHEMT GS66508P have been
conducted in [127, 137, 138] in order to obtain the degradation characteris-
tic and lifetime model of the 650-V GaN eHEMTs with respect to thermal
stresses.
Two failure phenomena of GaN eHEMTs have been observed: thermal
conductivity degradation and IDSS failure [127, 137, 138]. For the thermal
conductivity degradation of semiconductor devices, it can be explained by
the bond wire lift off and solder joint fatigue from thermo-mechanical stresses
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[139]. There is no bond wire used in the GaNPX R© package; therefore, the
solder joint fatigue is the main failure mechanism. The solder joint fatigue of
the aged samples is investigated by the scanning acoustic microscope (SAM)
analysis.
The second failure mode is the drain-source leakage current IDSS increase.
The in-depth analysis on the IDSS failure can be found in [138]. It is confirmed
in [138] that the cause of the IDSS failure lies in the GaN semiconductor
device, instead of the DUT structure or the GaNPX R© package.
Preliminary Lifetime Model
The relationship between the number of cycles to failure Noc f of a GaN HEMT
and the applied stresses (mean junction temperature Tjm and junction tem-
perature swing ∆Tj) can be modeled by the Coffin-Manson-Arrhenius equa-
tion [140]:
Noc f = A(∆Tj)−n exp
(
Ea
kb(Tjm + 273)
)
(5.7)
where the activation energy Ea = 1.8 eV [141], kb = 8.62 × 10−5 eV/K is the
Boltzmann constant, and the two parameters A = 1.92× 1011 and n = 15.18
are obtained from the DC power cycling test results in [127, 137, 138]. It
should be noted that the built lifetime for the 650-V GaN eHEMTs is prelim-
inary and needs more comprehensive experimental verifications. Neverthe-
less, it is used in this research to evaluate the wear-out performance of GaN
eHEMTs.
As for the damage accumulation, the commonly used Miner’s rule [142],
which assumes that the damage accumulates linearly, is employed, i.e.,
Dmg = ∑
k
Noc,k
Noc f ,k
(5.8)
where Noc f ,k is the number of cycles to failure under the specific Tjm and
∆Tj, and Noc,k is the number of cycles of the same loading stress during the
period of operation time under consideration. The device fails when the
damage Dmg is accumulated to 1.
5.4.2 Cost and Volume Modeling of GaN eHEMT and Induc-
tor
Cost
A survey on the market price of 650-V GaN eHEMTs, 3C95 ER magnetic
cores and Litz wires was conducted at Mouser ElectronicsTM [143], Digi-Key
ElectronicsTM [144] and HSM WireTM [145] in spring 2018. The minimum
ordering quantities (MOQs) are 1000 pieces for the GaN transistors, 500 sets
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Fig. 5.9: Market prices of (a) GaN Systems 650-V GaN eHEMTs with different number of die
units, (b) magnetic cores with different sizes, and (c) Litz wires with different numbers of strands
Nstr and strand diameters dstr . Source: [J4].
77
Chapter 5. Cost-Volume-Reliability Pareto Optimization of a PV Microinverter
GaN eHEMT Inductor
Fig. 5.10: Volume of GaN eHEMTs and inductors. Source: [J4].
for the magnetic cores, and 50 kg for the Litz wires. Fig. 5.9(a) shows the
market price of GaN eHEMTs with different numbers of die units. As can be
seen, the transistor price increases linearly with respect to the number of die
units Nunit inside the transistor. The price of GaN Systems 650-V eHEMTs
can be fitted as [146]
Cost = Cost,pack + cost,unitNunit (5.9)
where cost,unit = 1.1 e/unit is the specific price per die unit and Cost,pack = 6
e is the package related price.
The prices of 3C95 ER cores from FerroxcubeTM are shown in Fig. 5.9(b).
It is seen that the price increases with respect to the core size for the three
big cores, ER23/3.6/13, ER25/6/15 and ER32/6/25. For ER18/3.2/10, it has
the smallest size and therefore has the least material consumption. However,
the small size of ER18/3.2/10 may increase the manufacturing cost. Hence,
the smallest size of core, ER18/3.2/10, is not the cheapest. Nevertheless,
there is no significant price difference among the four selected cores. The
inductor core price only takes about 2%− 3.8% of that of four GaN eHEMTs.
Therefore, the cost of the inverter stage is dominated by the GaN eHEMTs.
For the cost of Litz wire in the inductor L f , it depends on many factors,
e.g., the number of strands Nstr, the strand diameter dstr, the minimum order
quantity, and the market copper price [147]. Multiple quotas were made at
HSM WireTM [145] for the Litz wires with different parameters, as shown in
Fig. 5.9(c). It is seen that the specific cost of Litz wire increases with respect
to the increase of Nstr and the decrease of dstr, and can be fitted as
cost,Litz = c0 + cN1Nstr + cd1dstr + cN2N2str + cNdNstrdstr + cd2d
2
str (5.10)
where c0, cN1, cd1, cN2, cNd and cd2 are fitting parameters.
78
5.5. Cost-Volume-Reliability Pareto Optimization of the Proposed Microinverter
Volume
The volumes of the 650-V GaN eHEMTs and ER cores are calculated based on
the datasheets [123–126, 148], as shown in Fig. 5.10. The gate drive circuits are
the same for different GaN eHEMTs, i.e., GS66502B/04B/06T/08B. Therefore,
the only difference lies in the volumes of GaN eHEMTs. However, the largest
size of GaN eHEMT, GS66508B, only accounts for 1.5% of the volume of the
smallest inductor ER18/3.2/10. Therefore, the volume of the inverter stage is
dominated by the inductor L f .
5.5 Cost-Volume-Reliability Pareto Optimization of
the Proposed Microinverter
5.5.1 Design Process
A cost-volume-reliability Pareto optimization scheme is proposed for the mi-
croinverter, as shown in Figs. 5.11 and 5.12. The system specifications, i.e.,
the dc-link voltage Vdc, grid voltage Vg, maximum input power PPV,max, and
real-field mission profile (solar irradiance SI and ambient temperature Ta),
are predetermined parameters. Regarding the design variables, multiple pa-
rameters can be identified, including the power Pdzn at which the inductor
is optimized, the filter inductance L f , the number of die units (Nunit repre-
sents the current rating) inside a GaN eHEMT for S7− S10, the magnetic core
dimension Dcore and Litz wire gauge GLitz for L f . The first three design pa-
rameters, Pdzn, Nunit, and L f , influence the inductor current and switching
frequency, whereas Dcore and GLitz only affect the inductor design optimiza-
tion. Each design parameter is a vector and its value varies within a range.
First of all, each combination of Pdzn, Nunit, and L f is used to generate
the real-time inductor current iL(ω0t), over a line cycle. Together with differ-
ent magnetic core dimensions Dcore and Litz wire gauges GLitz, the derived
real-time current is then used to optimize the inductor design, yielding the
optimal inductor parameters (i.e., the number of turns Nturn, the number of
strands Nstr, and the air gap lg) for the minimum inductor power loss. Thus,
a design space X(Pdzn, Nunit, L f , Dcore, GLitz) can be obtained and further eval-
uated with respect to the cost and volume characteristics.
After that, the reliability and annual energy loss of the design space
X(Pdzn, Nunit, L f , Dcore, GLitz) are assessed, as shown on the right red block
of Fig. 5.11 and Fig. 5.12. The real-field mission profile, i.e., the solar ir-
radiance (SI) and ambient temperature Ta directly determines the electri-
cal and thermal loadings, and thus affects the degradation process of the
components inside the PV microinverter. With a PV panel model and an
MPPT control algorithm, the long-term mission profile can be translated into
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Reliability 
Evaluation and 
Energy Loss 
Calculation of 
X (see Fig. 5.12)
Input parameters:
Input dc voltage Vdc
Output ac voltage Vg
Mission profile SI, Ta
PV output power at design Pdzn[Pdzn,start, Pdzn,stop]
Filter inductance Lf[Lf,start, Lf,stop]
Number of GaN die units Nunit[Nunit,start, Nunit,stop]
Core dimensions Dcore[Dcore,start, Dcore,stop]
Litz wire gauge GLitz[GLitz,start, GLitz,stop]
Core materials kv, α, β, r, Bsat
Pdzn
Nunit
Lf
Lf  > Lf,stop
Nunit  > Nunit,stop
Pdzn  > Pdzn,stopNo
No
No
Yes
Yes
Yes
Design optimization of inductor for the minimum 
power loss by # turns Nturn, # strands Nstr, air gap lg
Design space X(Pdzn, Nunit, Lf, Dcore, GLitz)
Nturn, Nstr, lg
Evaluation of cost and volume of X
Generate Pareto front and save data
No
Yes
Dcore
No
Yes
GLitz
Generation of real-time inductor current
iL(0t)
Inductor Design
Dcore  > Dcore,stop
GLitz  > GLitz,stop
Annual damage 
Dmg and energy 
loss Eloss of X
Cost(Pdzn, Nunit, Lf, Dcore, GLitz) Vol(Pdzn, Nunit, Lf, Dcore, GLitz)
Dmg(Pdzn, Nunit, 
Lf, Dcore, GLitz)
Eloss(Pdzn, Nunit, 
Lf, Dcore, GLitz)
X(Pdzn, Nunit, Lf, Dcore, GLitz)
Fig. 5.11: Flowchart of the cost-volume-reliability Pareto optimization of the PV microinverter.
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Fig. 5.12: Flowchart of reliability evaluation and energy loss calculation. Source: [J4].
the real-time voltage and power at the maximum power point, VPV,mpp(t)
and PPV,mpp(t), which are the input of the microinverter. Then the real-
time power PPV,mpp(t) and ambient temperature Ta are used to calculate the
power losses of the GaN eHEMTs and the inductor with the design database
X(Pdzn, Nunit, L f , Dcore, GLitz). The built thermal impedance model is subse-
quently utilized to calculate the junction temperature of the GaN eHEMTs
and the hotspot temperature of the inductor. Due to the interdependence
of the power losses and the junction temperature, multiple iterations will be
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executed in this stage. The rainflow counting algorithm [149] is employed to
extract the number of temperature cycles with different characteristics (e.g.,
the mean junction temperature Tjm, and the temperature swing ∆Tj). After
that, the lifetime and damage accumulation models (5.7)-(5.8) can be used to
estimate the accumulated damage over a year. Meanwhile, the annual energy
loss on the GaN eHEMTs and inductor can also be calculated for each design.
As results, the annual damage Dmg and energy loss Eloss of the whole design
database X(Pdzn, Nunit, L f , Dcore, GLitz) can be obtained.
Four objectives are selected for the inverter, i.e., the cost of GaN eHEMTs
and inductor Cost, the inductor volume Vol, the annual damage of GaN
eHEMTs Dmg, and the annual energy loss of the inverter stage El,inv. It is
preferable to minimize all these objectives, Cost(X), Vol(X), Dmg(X), El,inv(X)
in the design space X(Pdzn, Nunit, L f , Dcore, GLitz). With the multiobjective ge-
netic algorithm [150], the Cost-Vol-El,inv-Dmg Pareto-optimal front can be gen-
erated, which could help designers make the trade-off among cost, volume,
energy loss and reliability.
5.5.2 Cost-Volume-Reliability Pareto Optimization
As a case study, it is assumed that the PV microinverter will be operating in
Arizona, US, where the solar irradiance is abundant over the whole year. Fig.
5.13(a) shows its annual solar irradiance SI and ambient temperature Ta.
A 60-cell PV module, JinkoSolar JKM300M-60, is assumed to supply the
microinverter. The dc-dc stage enables the PV module to operate at the maxi-
mum power points (MPPs) irrespective of the solar irradiance SI and ambient
temperature Ta. Based on the I-V characteristics of the PV module JinkoSo-
lar JKM300M-60, the annual PV output power at the maximum power point
Pmpp can be obtained, as shown in Fig. 5.13(a).
Five design variables and constraints have been identified and their ranges
are as follows:
• The power on which the design is based, Pdzn = 50 W, 100 W, ..., 300 W;
• The number of die units inside the GaN eHEMT, Nunit = 2, 4, 8;
• The filter inductance, L f = 50µH, 75µH, ..., 375µH;
• The core dimension of L f , Dcore = ER18/3.2/10, ER23/3.6/13, ER25/6/15,
ER32/6/25;
• The Litz wire gauge of L f , GLitz = AWG38, AWG40, AWG42, AWG44,
AWG46.
With the proposed multiobjective design optimization method (see Fig.5.11),
a space or database containing 5040 design options can be generated. For
each design, the inductor is optimized to achieve the minimum power loss
by finely tuned parameters, i.e., the number of turns Nturn, the number of
strands Nstr and the length of air gap lg.
82
5.5. Cost-Volume-Reliability Pareto Optimization of the Proposed Microinverter
(c)
Tj,S7 Ten
Ta
Tj,S7 Ten
Ta
Time
(a)
(b)
Time
Time
Time (hour)
Tj,S7 Ten
Ta
Tj,S7
Ten
Ta
Sunny dayCloudy day
Sunny day
Sunny day
Cloudy day
Cloudy day
Fig. 5.13: Mission profile and calculated annual temperature profiles of the GaN eHEMT junc-
tion and the enclosure when the PV microinverter operates in Arizona, US. (a) Annual mission
profile: the ambient temperature Ta, the solar irradiance SI , and the maximum power Pmpp with
the 60-cell PV module, JinkoSolar JKM300M-60; (b) Temperature profiles of the microinverter
with design parameter set A: Pdzn = 300 W, S7 − S10 = GS66502B (Nunit = 2), L f = 375 µH,
inductor core Dcore = ER18/3.2/10, Litz wire gauge GLitz = AWG46; in this case, the inductor
optimization yields Nturn = 173, Nstr = 19, and lg = 0.303 mm. (c) Temperature profiles of
the microinverter with design parameter set B: Pdzn = 250 W, S7 − S10 = GS66508B (Nunit = 8),
L f = 125 µH, inductor core Dcore = ER32/6/25, Litz wire gauge GLitz = AWG46; in this case, the
inductor optimization yields Nturn = 20, Nstr = 481, and lg = 0.142 mm. Source: [J4].
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Fig. 5.14: Inverter cost, volume, annual energy loss and annual damage for each design in the
space X: (a) Cost-Vol-Dmg Pareto-optimal front; (b) Cost-Vol-El,inv Pareto-optimal front. Source:
[J4].
Figs. 5.13(b) and (c) show the junction and enclosure temperature profiles
of the PV microinverter in two design cases:
Case A: Pdzn = 300 W, S7 − S10 = GS66502B (Nunit = 2), L f = 375 µH,
inductor core Dcore = ER18/3.2/10, Litz wire gauge GLitz = AWG46; in this
case, the inductor optimization yields Nturn = 173, Nstr = 19, and lg = 0.303
mm;
Case B: Pdzn = 250 W, S7 − S10 = GS66508B (Nunit = 8), L f = 125 µH,
inductor core Dcore = ER32/6/25, Litz wire gauge GLitz = AWG46; in this
case, the inductor optimization yields Nturn = 20, Nstr = 481, and lg = 0.142
mm.
As can be seen, the maximum junction temperature of GaN eHEMTs with
Case A reaches 99 ◦C, whereas Case B enables the maximum Tj,S7 to fall to
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Cost-Vol plane; (b) Cost-Dmg Pareto-optimal front. Source: [J4].
78 ◦C. With a 21-◦C decrease for the maximum junction temperature, the
annual damage is reduced from 7 × 10−6 to 4 × 10−7. A two-day mission
profile and junction temperature profiles are also given in Fig. 5.13 to make
a comparison between the sunny day and cloudy day. When operating on
a sunny day, the temperature profiles of the microinverter are smooth due
to a smooth solar irradiance. In the cloudy condition, the solar irradiance
varies significantly, and thus the temperature profiles change accordingly.
However, the temperature changes are not as drastic as SI due to the thermal
capacitances of materials.
For each design in the space X, the inverter cost, inductor volume, an-
nual inverter energy loss, and annual damage of GaN eHEMTs are evaluated
and shown in Fig. 5.14(a) and (b). Then the Cost-Vol-Dmg and Cost-Vol-
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El,inv Pareto-optimal fronts can be identified, as indicated in Fig. 5.14(a) and
(b), respectively. The design variables have a significant impact on both the
annual inverter energy loss and the annual damage of GaN eHEMTs. The
Pareto-front can help to significantly reduce the annual damage and energy
loss. Fig. 5.15(a) shows the projection of the Cost-Vol-Dmg and Cost-Vol-El,inv
Pareto-optimal points on the Cost-Vol plane. As can be seen, the Cost-Vol-
Dmg and Cost-Vol-El,inv Pareto-optimal points almost overlap on the Cost-Vol
plane, implying that the annual damage is monotone with respect to the an-
nual energy loss. The minimum annual damage of GaN eHEMTs and the
minimal annual inverter energy loss can be simultaneously obtained. Fig.
5.15(b) shows the Cost-Dmg Pareto-optimal front of the inverter stage. It is
seen that the overall cost is dominated by the employed GaN eHEMTs.
5.6 Summary
This chapter discusses the cost-volume-reliability Pareto optimization of a
PV microinverter. The operation principle and characteristics of the inverter
are analyzed, and the models of power loss, thermal impedance, lifetime,
cost and volume are built for the main components. Finally, a cost-volume-
reliability Pareto optimization method is proposed and executed, yield a
Pareto front which enables a design trade-off among the three performance
metrics. At a similar cost and volume, the proposed design could signifi-
cantly reduce the annual damage and energy loss for the studied microin-
verter.
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Pareto Optimization of a Photovoltaic Microinverter," IEEE Trans.
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Main Contribution:
Systematic modeling of power loss, thermal impedance, lifetime, cost
and volume is developed for the main components. A cost-volume-
reliability Pareto optimization method is proposed and executed,
which enables a design trade-off among the three performance met-
rics.
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Chapter 6
Reliability Analysis and
Improvement of a PV
Microinverter Product
6.1 Abstract
This chapter assesses and improves the reliability of a PV microinverter prod-
uct by applying two different mission profiles and system-level electro-thermal
modeling. Instead of GaN transistors, silicon MOSFETs are used in this mi-
croinverter product. The system configuration and wear-out analysis pro-
cess are described in brief before the electro-thermal and lifetime models
are developed for reliability-critical components in the microinverter, e.g.,
semiconductor devices and capacitors. Then the mission profiles of two dis-
tinct locations, Arizona, US and Aalborg, Denmark, are applied to the devel-
oped microinverter models, yielding the annual junction/hotspot tempera-
ture profiles and annually accumulative damages of components. After that,
a parameter-sensitivity analysis–Monte Carlo simulation and Weibull analy-
sis are performed to obtain the system wear-out failure probability over time.
Finally, an advanced multi-mode control scheme is introduced, and a new
long-lifetime electrolytic capacitor is employed in the dc link, leading to a
significant reliability improvement for the PV microinverter product.
6.2 System Description and Reliability Evaluation
Process
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Fig. 1. Schematic of the impedance-source PV microinverter. 
 
 
 
Fig. 2.  Photo of the built PV microinverter prototype. 
 
market is relatively nascent and there is not enough long-term 
usage data or independent reliability testing; therefore, 
accelerated testing of PV MI products is conducted in [6] for a 
long-term reliability prediction. It turns out that the time-to-
failure of MIs from different manufacturers deviates 
significantly due to the design. 
The PV MI system demands a wide input voltage and load 
regulation range at high DC voltage gains [23]. The impedance-
source converters featuring the immunity to shoot-through and 
open states, continuous input current, low inrush current, buck-
boost functionality as well as high control flexibility, and thus 
have recently gained much attention [24]-[25]. In [26], a quasi-
Z-source series resonant dc-dc converter (qZSSRC) is proposed 
for  MLPE applications; with a multimode control, the qZSSRC 
is capable of maintaining high efficiency within the six-fold 
variation of the input voltage (10~60 V). This feature enables the 
implementation of the shade-tolerant (global) MPPT, thus 
ensuring the maximum possible energy yield from the PV 
module even when two out of three substrings are shaded or in 
the conditions of opaque shading which could be caused by the 
fallen leaves or bird droppings [27]. Alternatively to the shoot-
through pulse width modulation (PWM) and phase-shift 
modulation (PSM) in [26], the qZSSRC could also be controlled 
by the asymmetrical PWM [28], variable frequency [29] or the 
topology morphing [30], which significantly widens gain range 
and increases application flexibility. 
Although the impedance-source converters properly match 
the demanding requirements of the PV MLPE application, their 
reliability performance is an open question. This paper aims to 
investigate the wear-out failure of an impedance-source PV MI. 
A mission profile based system-level wear-out assessment 
method is proposed and applied. A detailed electro-thermal 
model is built with the aid of system-level finite element method 
(FEM) simulations and experimental measurements on a 300-W 
MI prototype. Then, the mission profiles are translated into long-
term junction/hotspot temperature profiles and annual damages 
for components. The Monte Carlo simulation and Weibull 
analysis are conducted to obtain the system wear-out failure over 
time. Finally, the variable dc-link voltage control is applied and 
the electrolytic capacitor is replaced with a more reliable one to 
improve system reliability. Compared with conventional 
reliability assessments, several improvements are made: 1) the 
dependence of component power loss on the junction/hotspot 
temperature is experimentally characterized and applied; 2) 
system-level FEM simulations are performed and the enclosure 
temperature is incorporated into the electro-thermal model; 3) 
the thermal cross-coupling effect between components is 
considered and modeled. 
II. SYSTEM DESCRIPTION AND RELIABILITY EVALUATION  
A. System Description 
The schematic of the impedance-source PV MI is shown in 
Fig. 1. The two-stage MI consists of the quasi-Z-source series 
resonant dc-dc converter (qZSSRC) and the full-bridge inverter. 
The detailed operation principle and parameter design guidelines 
have been presented in [26]. There are three operation modes for 
the front-end qZSSRC: 
1) Pass-Through Mode (PTM): The qZSSRC operates as the 
series-resonant converter (SRC) in the DC transformer mode. 
The normalized DC voltage gain is unity [26]: 
 1
2
dc
PTM
PV
V
G
nV
 (1) 
2) Buck Mode: The operation of the qZSSRC is similar to that 
of the SRC with phase-shift modulation (PSM) control at the 
resonant frequency and discontinuous resonant current. The 
latter is due to small leakage inductance values of conventional 
transformers (Q≪1). The normalized DC voltage gain depends 
on the phase shift angle φ and the quality factor Q as in [26]: 
 2 2( )
8
0.5
2
dc
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PV
V
G AB A B A
nV Q
 (2) 
where (1 cos[ (1 /180)]) / 2A , 2 /( ) 1B Q , 
and 2(8 ) /sw lk dc dcQ f L P V . 
3) Boost Mode: the voltage is controlled by shoot-through pulse 
width modulation (ST-PWM) implemented as a symmetrical 
overlap of active states. The normalized DC voltage gain in this 
mode depends on the shoot-through duty cycle DST [26]: 
 1
2 1 2
DC
boost
PV ST
V
G
nV D
. (3) 
A 300-W PV MI prototype, consisting of the main circuit, 
auxiliary power supply circuit and microcontroller unit (MCU), 
has been built, as shown in Fig. 2. The detailed specifications 
and parameters are given in Table I. The measured full-load 
waveforms and efficiency curves at different input voltages and 
power levels are shown in Fig. 3. 
Fig. 6.2: Photo of the PV microinverter product. Source: [J5].
6.2.1 System Description
The topology of the PV microinverter product is shown in Fig. 6.1. As can be
seen, it is composed of a synchronous quasi-Z-source series resonant DC-DC
converter (qZSSRC) [151] and a grid-tied full-bridge inverter. Depending on
the input voltage VPV , three operation modes exist in the qZSSRC, i.e., pass-
through mode(PTM), buck mode and boost mode [151]. Thus, the qZSSRC
can deal with a wide range of input voltage, e.g., from 10 V to 60 V. The
developed 300-W pr duct is shown in Fig. 6.2, and its parameters are listed
in Table 6.1. Th full-load experim al waveforms and efficiencies of the
PV microinverter prototype re shown in Fig. 6.3. As can be seen, the mi-
croinverter operates well in all the three odes, and its efficiency can be
maintained relatively high over wide input voltage and power ranges.
6.2.2 Reliability Evaluation Process
It is identified in [96] that the temperature cycling is the most critical stress
factor affecting the reliability of PV module-level power electronics (MLPE)
[J5]. Therefore, this chapter takes into account the junction/hotspot tem-
perature cycling and evaluates the wear-out failure probability of reliability-
critical devices. The reliability evaluation flowchart is shown in Fig. 6.4.
A real-field mission profile, including the ambient temperature and solar
irradiance, is first translated into the microinverter input, i.e., the PV output
voltage at maximum power poi ts Vmpp and PV out ut power at maximum
power points Pmpp. Then th power loss Pl and junction/hotspot tempera-
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Fig. 3.  Experimental waveforms in the (a) pass-through mode, (b) buck 
mode, and (c) boost mode. (d) Measured grid voltage and current 
waveforms. Measured efficiency curves of (e) the dc-dc stage and (f) the 
whole microconverter including the auxiliary power supply. 
 
TABLE I 
SPECIFICATIONS AND PARAMETERS OF THE MICROINVERTER PROTOTYPE 
Descriptions Parameters 
Input voltage range 1060 V 
Nominal voltage 33 V 
Most probable operating voltage range 2040 V 
Rated power 300 W 
Switch. frequency of dc-dc stage 110 kHz 
Switch. frequency of inverter stage 20 kHz 
Switches SqZS, S1…S4  BSC035N10NS5 
Switches S5…S8 SCT2120AFC 
Diodes D1…D2 C3D02060E 
Capacitors CqZS1 and CqZS2 2.2 mF  12, C1210C225K1R 
Coupled inductor LqZS LmqZS=12 µH, LlkqZS=0.6 µH, custom 
Resonant capacitors C1 and C2 
10 nF // 33 nF, MKP1840310104M 
and B32672Z6333K 
DC-link capacitor Cdc 150 µF, 500-V electrolytic capacitor 
Grid-side LCL filter: capacitor Cf 470 nF, B32653A6474K 
Inductors Lf1 2.6 mH, custom 
Inductors Lf2 1.8 mH, custom 
Transformer TX Lm=1 mH, Llk=24 µH, n=6, custom 
B. Reliability Evaluation Process 
The failure modes of a power electronics system include the 
hardware failure, software failure and human error [10], as 
shown in Fig. 4. The hardware failure consists of the 
catastrophic, random, burn-in and wear-out failures. According 
to the FMEA survey for MLPE products in [21], connector 
contact failure, wear-out of electrolytic capacitor, short-circuit 
of varistor, and degradation of MOSFET/diode are reported as 
the top-four frequently happened failure modes, and the 
temperature cycling is identified as the most critical stressor 
affecting reliability. Therefore, this paper evaluates the wear-out 
failure of critical components, i.e., power semiconductors and 
capacitors, based on the flowchart illustrated in Fig. 4. 
 
Fig. 4.  Failure modes of power electronics systems and evaluation 
flowchart of the hardware wear-out failure probability. 
 
The real-field mission profile, i.e., the solar irradiance (SI) 
and ambient temperature Ta for the PV MI system, directly 
determines the electrical and thermal loadings, and thus affects 
the degradation process of the components. With a PV panel 
model and an MPPT control, the long-term mission profile can 
be translated into the real-time voltage and power at the 
maximum power point, VPV(mpp) and PPV(mpp), which are the input 
of the MI. The power loss and junction/hotspot temperature of a 
component can be subsequently calculated based on the 
electrical and thermal models. The rainflow counting algorithm 
[31] is employed to extract the number of temperature cycles 
with different characteristics (e.g., the mean junction 
temperature Tjm, and the temperature swing Tj). After that, the 
lifetime and damage accumulation models can be used to 
estimate the accumulated damage over a year. The 
junction/hotspot temperature Tj also affects the power loss, 
which is taken into account. When the damage is accumulated to 
1, it is assumed that the component fails. Then the static wear-
out lifetime of a component can be derived. In the real world, 
however, the parameters of the component and lifetime models 
have variations, which would affect the distribution of wear-out  
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Fig. 6.3: Experimental waveforms in the (a) pass-through mode, (b) buck mode, and (c) boost
mode. (d) Me sured grid voltage and current wavef rms. Measured efficie cy curves of (e) the
dc-dc stage and (f) the whole microinverter including the auxiliary power supply. Source: [J5].
ture Tj can be obtained with an electro-thermal model. The rainflow count-
ing algorithm helps to derive the number of cycles of different stresses. With
the component lifetime model and damage accumulation model, the accu-
mulative damage can be obtained subsequently. In reality, there are many
variations for component and model parameters, whose effect on the lifetime
distribution can be evaluated with the Monte Carlo simulation. Finally, the
system wear-out failure probability can be derived with the Weibull analysis
and system reliability model.
6.3 Electro-Thermal and Lifetime odeling
6.3.1 Power Loss Modeling
The current stresses of critical components in the microinverter are measured
under different PV output voltages and power evels, and thus the power
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Table 6.1: Specifications and Parameters of the PV Microinverter Prototype. Source: [J5].
Descriptions Parameters
Input voltage range 10-60 V
Nominal voltage 33 V
Most probable operating voltage range 20-40 V
Rated power 300 W
Switching frequency of dc-dc stage 110 kHz
Switching frequency of inverter stage 20 kHz
Switches SqZS, S1 − S4 BSC035N10NS5
Switches S5 − S8 SCT2120AFC
Diodes D1 − D2 C3D02060E
Capacitors CqZS1 and CqZS2 2.2 µF × 12, C1210C225K1R
Coupled inductor LqZS LmqZS=12 µH, LlkqZS=0.6 µH, custom
Resonant capacitors C1 and C2 10 nF // 33 nF
MKP1840310104M // B32672Z6333K
DC-link capacitor Cdc 150 µF, 500-V electrolytic capacitor
Grid-side LCL filter: capacitor C f 470 nF, B32653A6474K
Inductors L f 1 2.6 mH, custom
Inductors L f 2 1.8 mH, custom
Transformer TX Lm=1 mH, Llk=24 µH, n=6, custom
losses of MOSFETs, diodes, capacitors, and magnetic components can be cal-
culated in different solar irradiances and ambient temperatures. The detailed
characterization process is presented in [J5]. It is noted that the drain-source
on-state resistance of a MOSFET, the voltage drop and on-resistance of a
diode, and the equivalent series resistance (ESR) of an aluminum electrolytic
capacitor are temperature dependent. Therefore, their junction/hotspot tem-
peratures interact with their power losses. The interdependency is considered
in the electro-thermal modeling. For other components, e.g., ceramic and
film capacitors (CqZS, Cr1, Cr2, C f ) and magnetic components (implemented
with the 3C95 material), the dependency of their power losses on the hotspot
temperatures is not significant and is therefore neglected [J5].
6.3.2 Thermal Modeling
The microinverter prototype is enclosed in a naturally-cooled aluminum case
with a dimension of 200 mm × 150 mm × 45 mm. The enclosure is filled
up with high-thermal-conductivity compound, and as a result, the thermal
cross-coupling (TCC) among the main devices is pronounced and cannot be
neglected. The thermal impedance network of an enclosed converter system
is shown in Fig. 6.6. The thermal propagation from the junction to the ambi-
ent can be divided into two parts, i.e., from the junction to the enclosure and
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Fig. 3.  Experimental waveforms in the (a) pass-through mode, (b) buck 
mode, and (c) boost mode. (d) Measured grid voltage and current 
waveforms. Measured efficiency curves of (e) the dc-dc stage and (f) the 
whole microconverter including the auxiliary power supply. 
 
TABLE I 
SPECIFICATIONS AND PARAMETERS OF THE MICROINVERTER PROTOTYPE 
Descriptions Parameters 
Input voltage range 1060 V 
Nominal voltage 33 V 
Most probable operating voltage range 2040 V 
Rated power 300 W 
Switch. frequency of dc-dc stage 110 kHz 
Switch. frequency of inverter stage 20 kHz 
Switches SqZS, S1…S4  BSC035N10NS5 
Switches S5…S8 SCT2120AFC 
Diodes D1…D2 C3D02060E 
Capacitors CqZS1 and CqZS2 2.2 mF  12, C1210C225K1R 
Coupled inductor LqZS LmqZS=12 µH, LlkqZS=0.6 µH, custom 
Resonant capacitors C1 and C2 
10 nF // 33 nF, MKP1840310104M 
and B32672Z6333K 
DC-link capacitor Cdc 150 µF, 500-V electrolytic capacitor 
Grid-side LCL filter: capacitor Cf 470 nF, B32653A6474K 
Inductors Lf1 2.6 mH, custom 
Inductors Lf2 1.8 mH, custom 
Transformer TX Lm=1 mH, Llk=24 µH, n=6, custom 
B. Reliability Evaluation Process 
The failure modes of a power electronics system include the 
hardware failure, software failure and human error [10], as 
shown in Fig. 4. The hardware failure consists of the 
catastrophic, random, burn-in and wear-out failures. According 
to the FMEA survey for MLPE products in [21], connector 
contact failure, wear-out of electrolytic capacitor, short-circuit 
of varistor, and degradation of MOSFET/diode are reported as 
the top-four frequently happened failure modes, and the 
temperature cycling is identified as the most critical stressor 
affecting reliability. Therefore, this paper evaluates the wear-out 
failure of critical components, i.e., power semiconductors and 
capacitors, based on the flowchart illustrated in Fig. 4. 
 
Fig. 4.  Failure modes of power electronics systems and evaluation 
flowchart of the hardware wear-out failure probability. 
 
The real-field mission profile, i.e., the solar irradiance (SI) 
and ambient temperature Ta for the PV MI system, directly 
determines the electrical and thermal loadings, and thus affects 
the degradation process of the components. With a PV panel 
model and an MPPT control, the long-term mission profile can 
be translated into the real-time voltage and power at the 
maximum power point, VPV(mpp) and PPV(mpp), which are the input 
of the MI. The power loss and junction/hotspot temperature of a 
component can be subsequently calculated based on the 
electrical and thermal models. The rainflow counting algorithm 
[31] is employed to extract the number of temperature cycles 
with different characteristics (e.g., the mean junction 
temperature Tjm, and the temperature swing Tj). After that, the 
lifetime and damage accumulation models can be used to 
estimate the accumulated damage over a year. The 
junction/hotspot temperature Tj also affects the power loss, 
which is taken into account. When the damage is accumulated to 
1, it is assumed that the component fails. Then the static wear-
out lifetime of a component can be derived. In the real world, 
however, the parameters of the component and lifetime models 
have variations, which would affect the distribution of wear-out  
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Fig. 6.4: Failure modes of power electronics systems and eva uation flowchart of the hardware
wear-out failure probability. Source: [J5].
from the enclosure to the ambient.
Considering the PCB traces and real physical properties of components, a
finite element method (FEM) structure model of the PV microinverter proto-
type has been built in ANSYS/Icepak, as shown in Fig. 6.5.
Enclosure-Ambient Thermal Imped nce: The heat is transfered from the
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Fig. 7.  Structure models of the main components, enclosure and PCB 
(including traces and vias) built in ANSYS/Icepak for FEM simulations. 
The PCB and the enclosure are placed horizontally. The enclosure is 
naturally cooled, i.e., all faces are exposed to the open air. 
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Fig. 8.  (a) FEM simulated and (b) fitted enclosure-to-ambient thermal 
impedance at different power loss levels and enclosure locations. 
 
 
Fig. 9.  Thermal impedance network of an enclosed converter system, 
including the self and mutual junction-enclosure thermal impedances. 
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Fig. 10. FEM thermal simulation results in the case of total power loss 
Pl,tot = 17.5 W. Temperature contour plane cut in the front view. 
 
 
Apparently, these values cannot be used in the thermal 
analysis. Also, the mutual thermal resistance (thermal cross-
coupling) depends on the heat transfer medium and the 
geometry/layout of components. Therefore, system-level FEM 
simulations are conducted to extract the self and mutual thermal 
resistances. 
1) Enclosure-to-Ambient Thermal Impedance 
The heat conduction, convection and radiation all exist in the 
thermal transfer from the enclosure to the circumstance. The heat 
transfer rate of convection is related to the temperature gap 
between the surface and the circumstance, whereas radiation 
intensity depends on the absolute temperature [47]-[48]. 
The enclosure of the studied MI is a custom hollow elliptical 
cylinder (cf. Fig. 7), which makes it difficult to analytically 
obtain the enclosure-to-ambient thermal impedance Zthea. 
Therefore, multiple FEM simulations with ANSYS/Icepak are 
conducted at different power loss values and enclosure points, as 
shown in Fig. 8(a). It can be seen that the enclosure location has 
a negligible impact on Zthea, i.e., it is almost isothermal, as the 
Aluminum and the filled compound have a high thermal 
conductivities. The enclosure-to-ambient thermal impedance 
Zthea is a function of the total power loss of the MI, Pl, as well as 
time, and can be fitted as a first-order Foster model (cf. Fig.8(b)) 
 /( )(1 e )thea theat R Cthea theaZ R  (5) 
where Cthea is found to be constant as 2673 J/oC but Rthea is a 
function of the total power loss, 0.2163.5thea lR P . It should 
be noted that the enclosure is placed horizontally in all the FEM 
simulations above. If the microinverter is installed vertically in 
practice, then the FEM-simulated thermal resistance is found as 
0.2133.45thea lR P  which is very close to that in the 
horizontal orientation. Hence, for this custom aluminum 
enclosure, it can be assumed that the enclosure-to-ambient 
thermal impedance Zthea is independent of its orientation. 
2) Junction-to-Enclosure Thermal Impedance Network 
Thermal resistance network of a converter with N main 
components (heat sources) is shown in Fig. 9. The mutual 
thermal impedance is present between the components. It is 
difficult to perform the analytical calculation because of the 
irregular geometry of heat transfer medium. Conduction is the 
main heat transfer way inside the compound-filled converter, 
i.e., the components and compound inside the enclosure form a 
linear and time-invariant (LTI) system [49]. Therefore, the 
superposition principle can be applied [50]-[51] and the junction 
temperature for each component can be obtained by 
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where Tji is the junction/hotspot temperature of component i, 
Zjenn represents the self junction/hotspot-to-enclosure thermal 
impedance, Zjemn denotes the mutual junction/hotspot-to-
enclosure thermal impedance between components m and n, Te 
is the enclosure temperature, Pln is the power loss of the nth 
component, and "*" denotes convolution. 
    Detailed structure models for all main components, enclosure, 
and PCB (including traces and vias) are built in ANSYS/Icepak 
based on real dimensions and material properties, as shown in  
Fig.7. To extract the thermal impedances in (6), multiple system-
level FEM simulations are conducted, as shown in Fig. 10. It can 
be seen that the local ambient temperature of each component 
has no significant difference due to the filled compound. The self 
thermal impedance of S1 and mutual thermal impedances 
between S1 and other components are depicted in Fig. 11(a). The  
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Fig. 9.  Thermal impedance network of an enclosed converter system, 
including the self and mutual junction-enclosure thermal impedances. 
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Fig. 10. FEM thermal simulation results in the case of total power loss 
Pl,tot = 17.5 W. Temperature contour plane cut in the front view. 
 
 
Apparently, these values cannot be used in the thermal 
analysis. Also, the mutual thermal resistance (thermal cross-
coupling) depends on the heat transfer medium and the 
geometry/layout of components. Therefore, system-level FEM 
simulations are conducted to extract the self and mutual thermal 
resistances. 
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Zjenn represents the self junction/hotspot-to-enclosure thermal 
impedance, Zjemn denotes the mutual junction/hotspot-to-
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level FEM simulations are conducted, as shown in Fig. 10. It can 
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Fig. 6.6: Thermal impedance etwork of an enclosed converte system, including the self and
mutual junction-enclosure thermal impedances. Source: [J5].
enclosure to the ambient by three methods, i.e., radiation, conduction, and
convection. Meanwhile, the enclosure is a custom irregular cylinder, and
thus, it is difficult to analytically quantify the enclosure-to-ambient thermal
impedance Zthea [J5]. Therefore, systematic FEM simulations have been con-
ducted, and it is found that the aluminum enclosure is almost isothermal due
to the filled high-thermal-conductivity compound. Based on the FEM sim-
ulations, the enclosure-ambient thermal impedance is modeled by a Foster
model
Zthea = Rthea(1− e−t/(RtheaCthea)) (6.1)
where Cthea is a constant as 2673 J/◦C, but Rthea is determined by the total
power loss Pl , i.e., Rthea = 3.5P−0.216l .
Junction-Enclosure Thermal Impedance: Conduction is th primary heat
propagatio approach inside the encl sed PV microinverter prototype, which
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self thermal impedance of semiconductor devices and passive 
components are shown in Fig. 11(b) and (c). 
There are 19 main heat sources in the given MI. To speed up 
the subsequent calculation for the long-term junction 
temperature, the adjacent devices with the same part number and 
the same power loss are combined into one heat source. Thus, 
S1-S2, S3-S4, S5-S6, S7-S8, D1-D2 and Cr1-Cr2 are simplified into 
S12, S34, S56, S78, D12 and Cr12, respectively. With the system-level 
FEM simulations, the junction-enclosure thermal resistance (i.e., 
steady-state thermal impedance) matrix also can be obtained: 
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Fig. 12.  (a) Calculated and simulated transient junction temperature 
profile for MOSFETs S5-S8 when the MI is modulated with unipolar PWM 
and injecting active power to the grid. (b) Junction temperature swing of 
S5-S8 with respect to the MI power level. 
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Fig. 13.  Temperature profiles for critical components (S1, S3, S5, Cdc) and 
the enclosure. (a) Aalborg, Denmark, considering the thermal cross-
coupling (TCC); (b) Arizona, USA, considering TCC; (c) Aalborg, 
Denmark, not considering TCC; (d) Arizona, USA, not considering TCC. 
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Fig. 6.7: FEM simulation results for ther al impedances. (a) Junction-case and junction-
enclosure thermal imp dances of S1; mutual junction-e cl sure thermal impedances between
S1 and other ompo ents. Self junction-enclosure thermal impedances of (b) semiconductor
devices and (c) pa sive components. Source: [J5].
implies that the system c nsisting of the e closure, main components, and
compound is linear and time-invariant. Thus, it is possible to ap ly the su-
perposition principle. The junction/hotspot temperature of a device is thus
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self thermal impedance of semiconductor devices and passive 
components are shown in Fig. 11(b) and (c). 
There are 19 main heat sources in the given MI. To speed up 
the subsequent calculation for the long-term junction 
temperature, the adjacent devices with the same part number and 
the same power loss are combined into one heat source. Thus, 
S1-S2, S3-S4, S5-S6, S7-S8, D1-D2 and Cr1-Cr2 are simplified into 
S12, S34, S56, S78, D12 and Cr12, respectively. With the system-level 
FEM simulations, the junction-enclosure thermal resistance (i.e., 
steady-state thermal impedance) matrix also can be obtained: 
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Fig. 12.  (a) Calculated and simulated transient junction temperature 
profile for MOSFETs S5-S8 when the MI is modulated with unipolar PWM 
and injecting 300-W active power to the grid. (b) Junction temperature 
swing of S5-S8 with respect to the MI power level. 
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Fig. 13.  Temperature profiles for critical components (S1, S3, S5, Cdc) and 
the enclosure. (a) Aalborg, Denmark, considering the thermal cross-
coupling (TCC); (b) Arizona, USA, considering TCC; (c) Aalborg, 
Denmark, not considering TCC; (d) Arizona, USA, not considering TCC. 
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Fig. 6.8: Temperature profiles of critical components (S1, S3, S5, Cdc) and the enclosure. (a)
Aalborg, Denmark, considering the thermal cross-coupl ng (TCC) effect; (b) Arizona, USA, con-
sidering TCC; (c) Aalb rg, Denmark, not considering TCC; (d) Arizona, USA, not considering
TCC. Source: [J5].
derived as


Tj1(t)
Tj2(t)
...
TjN(t)

 =
d
dt


Zje11(t) Zje12(t) . . . Zje1N(t)
Zje21(t) Zje22(t) . . . Zje2N(t)
...
...
. . .
...
ZjeN1(t) ZjeN2(t) · · · ZjeNN(t)

 ∗


Pl1(t)
Pl2(t)
...
PlN(t)

+ Te
(6.2)
where Tji is the junction/hotspot temperature of component i, Zjenn repre-
sents the self junction/hotspot-to-enclosure thermal impedance, Zjemn de-
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notes the mutual junction/hotspot-to-enclosure thermal impedance between
components m and n, Te is the enclosure temperature, Pln is the power loss
of the nth component, and "*" denotes convolution [J5].
Multiple FEM simulations are performed to extract the elements of the
thermal impedance matrix in (6.2). Fig. 6.7 shows the FEM simulation re-
sults for the self and mutual thermal impedances of S1 and the self thermal
impedances of other components. The FEM simulations for the junction-
enclosure thermal impedances are then fitted as multiorder Foster thermal
models, i.e.,
Zjemn =
K
∑
k=1
Rjemn,k(1− e−t/τjemn,k ) (6.3)
where Zjemn, Rjemn, and τjemn are junction-enclosure thermal impedance, re-
sistance and time constant between components m and n [J5].
The junction-enclosure temperature difference, enclosure-ambient tem-
perature difference and the junction temperature of component m can be
calculated by the discrete equations [J5]



∆Tjem(x + 1) =
N
∑
n=1
K
∑
k=1
[
∆Tjemn,k(x)e−t/τmn,k
+ Pl,n(x)Rmn,k(1− e−t/τmn,k )
]
∆Tea(x + 1) = ∆Tea(x)e−t/τea + Pl,tot(x)Rea(1− e−t/τea)
Tjm(x + 1) = ∆Tjem(x + 1) + ∆Tea(x + 1) + Ta
(6.4)
where x denotes the time step, ∆Tjem is the junction-enclosure tempera-
ture difference, ∆Tea represents the enclosure-ambient temperature differ-
ence, and Tjm is the junction temperature of component m.
6.3.3 Lifetime Modeling
According to the FMEA results in [98, 152], the progressive increase of the
on-state resistance (wear-out) of MOSFETs is mainly caused by the growth of
fatigue cracks and voids into the source metal layer [J5]. A 20% rise of the
on-state resistance is chosen as the criteria of wear-out failure and a Coffin-
Manson law based reliability model is built in [98]
N f = α · (∆Tj)−m (6.5)
where N f is the number of cycles to failure, ∆Tj is the junction temperature
swing, and α and m are fitting parameters [J5]. A widely-used capacitor
lifetime model is employed for the lifetime projection of capacitors [J5]
Lcn = Lc0 · 2
T0−Th
n1 (V/V0)−n2 (6.6)
in which Lcn is the lifetime under the thermal and electrical stress Th and V,
Lc0 is the lifetime under the reference temperature T0 and the nominal voltage
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Fig. 14. Annual damage to each critical component. (a) Annual damage 
when the MI operates at different locations with and without considering 
the thermal cross-coupling (TCC). (b) Annual damage of each component 
versus the mean ambient temperature in Arizona. 
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Fig. 15.  (a) Probability density functions of the parameters for the dc-link 
capacitor Cdc; (b) Histograms of years to wear-out failure for a population 
of 1×105 capacitor samples operating at two locations, with and without 
considering the TCC effect. 
 
 
B. Monte Carlo Simulation and System Failure Probability 
Due to Wear-out 
There are some uncertainties which may affect the MI lifetime 
in the real-world operation. First, the parameters in the lifetime 
model could vary. For instance, the applied lifetime model for 
MOSFETs is derived from the testing data in [12], and the 
parameters a and m have boundaries. Second, the parameters of 
the employed devices vary, which is caused by the 
manufacturing process variations among the devices with the 
same part number. According the datasheet, the on-state 
resistances of the MOSFETs employed in the two stages vary 
within ±20% and ±10%, respectively. Third, the mission profile 
could also vary due to the climate change. 
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Fig. 16.  (a) Probability density functions of the parameters for S1; (b) 
Histograms of years to wear-out failure for a population of 1×105 samples 
operating at two locations, with and without considering the TCC effect. 
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Fig. 17. Probability curves of wear-out failure for each component and the 
system when operating at (a) Aalborg, Denmark, with considering the 
thermal cross-coupling (TCC) effect; (b) Aalborg, Denmark, without 
considering the TCC effect o; (c) Arizona, US, with considering the TCC 
effect; (d) Arizona, US, without considering the TCC effect. 
 
It is assumed that all the variations mentioned above obey the 
normal distribution. The second and third types of uncertainties  
 (e.g., Rds,on of MOSFET, ESR of capacitor, ambient 
temperature, and solar irradiance) directly affect the 
junction/hotspot temperature. Hence, the junction/hotspot 
temperature swing will vary within a certain range. The 
probability density functions (pdfs) of the parameters of Cdc and 
S1 are shown in Figs. 15(a) and 16(a), considering a 95% 
confidence interval (CI). For other devices, their parameters 
variations are also considered. 
To analyze the impact of all the uncertainties on the system 
wear-out failure, the continuous mission profile should be 
converted into an equivalent static one, which produces the same 
degradation [61]. Then a sensitivity analysis—Monte Carlo 
simulation can be carried out by simultaneously taking into 
account all parameter variations. The population number for 
each sample is 1×105 in the Monte Carlo simulation. The 
histograms of years to wear-out failure for the selected  
Fig. 6.9: Annual damage to each critical component in the topology of Fig. 6.1 when the mi-
croinverter operates at different locations with and without considering the TCC effect. Source:
[J5].
V0 [J5]. The coefficient n1 is a temperature dependent constant, and n2 i the
voltage stress exponent [J5]. The values of n1 and n2 vary for different types
of capacitors, and the relevant information is provided in [J5].
A commonly used damage accumulation model–Miner’s rule [142] is em-
ployed to calculate the accumulative damage of a component. A device fails
when the accumulative damage, Dmg, reaches 1.
6.4 W ar-Out Fai ure Analysis of the PV Microin-
verter
The mission profiles from two locations, Arizona, US and Aalborg, Denmark,
are applied to the PV microinverter models, yielding the annual temperature
profiles of the critical components and enclosure, as shown in Fig. 6.8. It can
be seen that both the mission profile and the thermal cross-coupling (TCC)
effect have a significant impact on the junction/hotspot temperatures of com-
ponents [J5]. When operating at Arizona and Aalborg (see Fig. 6.8(a) and (b)),
the highest component junction temperatures of the microinverter are 89 ◦C
and 75 ◦C, respectively. If the thermal cross-coupling effect is neglected, a
significant underestimation will be caused for the junction/hotspot tempera-
tures, as shown in Fig. 6.8(c) and (d).
6.4.1 Static Annual Damage of Components
With and without considering the TCC effect, the annual damage of each
critical component at the two locations is shown in Fig. 6.9 [J5]. It can be
observed that the dc-link capacitor Cdc has the highest annual damage at
both locations, i.e., 0.01 and 0.057 for Aalborg and Arizona, respectively [J5].
Assuming there are no other kinds of failures, the corresponding wear-out
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Fig. 6.10: Histograms of the years to the wear-out failure of (a) Cdc and (b) S1 for a population
of 1× 105 samples operating at the two locations, with and without considering the TCC effect.
Source: [J5].
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Fig. 14. Annual damage to each critical component. (a) Annual damage 
when the MI operates at different locations with and without considering 
the thermal cross-coupling (TCC). (b) Annual damage of each component 
versus the mean ambient temperature in Arizona. 
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Fig. 15.  (a) Probability density functions of the parameters for the dc-link 
capacitor Cdc; (b) Histograms of years to wear-out failure for a population 
of 1×105 capacitor samples operating at two locations, with and without 
considering the TCC effect. 
 
 
B. Monte Carlo Simulation and System Failure Probability 
Due to Wear-out 
There are some uncertainties which may affect the MI lifetime 
in the real-world operation. First, the parameters in the lifetime 
model could vary. For instance, the applied lifetime model for 
MOSFETs is derived from the testing data in [12], and the 
parameters a and m have boundaries. Second, the parameters of 
the employed devices vary, which is caused by the 
manufacturing process variations among the devices with the 
same part number. According the datasheet, the on-state 
resistances of the MOSFETs employed in the two stages vary 
within ±20% and ±10%, respectively. Third, the mission profile 
could also vary due to the climate change. 
95 % CI95 % CI95 % CI
S1@Aalborg w/ TCC
S1@Aalborg w/o TCC
S1@Arizona 
w/o TCC
S1@Arizona 
w/ TCC
S1@Aalborg 
w/ TCC
S1@Aalborg 
w/o TCC
1 ri a 
w/o T
S1@Arizona 
w/ TCC
Bar: simulated
Line: fitted
(a)
(b)
m
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operating at two locations, with and without considering the TCC effect. 
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Fig. 17. Probability curves of wear-out failure for each component and the 
system when operating at (a) Aalborg, Denmark, with considering the 
thermal cross-coupling (TCC) effect; (b) Aalborg, Denmark, without 
considering the TCC effect o; (c) Arizona, US, with considering the TCC 
effect; (d) Arizona, US, without considering the TCC effect. 
 
It is assumed that all the variations mentioned above obey the 
normal distribution. The second and third types of uncertainties  
 (e.g., Rds,on of MOSFET, ESR of capacitor, ambient 
temperature, and solar irradiance) directly affect the 
junction/hotspot temperature. Hence, the junction/hotspot 
temperature swing will vary within a certain range. The 
probability density functions (pdfs) of the parameters of Cdc and 
S1 are shown in Figs. 15(a) and 16(a), considering a 95% 
confidence interval (CI). For other devices, their parameters 
variations are also considered. 
To analyze the impact of all the uncertainties on the system 
wear-out failure, the continuous mission profile should be 
converted into an equivalent static one, which produces the same 
degradation [61]. Then a sensitivity analysis—Monte Carlo 
simulation can be carried out by simultaneously taking into 
account all parameter variations. The population number for 
each sample is 1×105 in the Monte Carlo simulation. The 
histograms of years to wear-out failure for the selected  
Fig. 6.11: Probability curves of wear-out failure for each component and the system when oper-
ating at (a) Aalborg, Denmark, with considering the TCC effect; (b) Aalborg, Denmark, without
considering the TCC effect o; (c) Arizona, US, with considering the TCC effect; (d) Arizona, US,
without considering the TCC effect. Source: [J5].
lifetimes of the dc-link capacitor are 100 yrs and 17.54 yrs for the two op-
erating locations [J5]. However, if the thermal cross-coupling effect is not
considered, then the annual damages of Cdc at the two locations are 0.007
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and 0.031, which results in an underestimation rate of about 30% [J5].
6.4.2 Monte Carlo Simulation
In the real-world operation, many uncertainties, e.g., parameter boundaries
of the employed device lifetime models, parameter variations of devices, and
mission profile variations, will influence the lifespan projection of the PV mi-
croinverter. Considering all the variations which presumably obey the nor-
mal distribution, a sensitive analysis–Monte Carlo simulation is conducted.
The histograms of years to wear-out failure for the selected components, Cdc
and S5 are shown in Fig. 6.10(a) and (b), respectively.
6.4.3 System Failure Probability due to Wear Out
The histograms in Fig. 6.10(a) and (b) are fitted as the Weibull distribu-
tion [153]. Assume all the considered devices are connected in series in the
reliability model, i.e., any component failure will lead to system failure [J5].
Then the system wear-out failure Fsys(t) equals
Fsys(t) = 1−∏ (1− Fi(t)) (6.7)
where Fi(t) represents the cumulative distribution function (cdf) of wear-out
failure of the ith component.
Fig. 6.11 shows the probability curves of wear-out failures for components
and the system when operating at Aalborg, Denmark, and Arizona, US, with
and without considering the thermal cross-coupling effect [J5]. First of all,
it can be seen that the mission profile has a strong impact on the wear-out
failure: when operating in a harsher environment, i.e., Arizona, the wear-
out failure probabilities before 25-year operation are significantly higher [J5].
Secondly, neglecting the thermal cross-coupling effect will lead to an obvi-
ous underestimation of the wear-out failure probability; when operating at
Aalborg, the predicted system wear-out failure probability before 25 years is
3.3% (see Fig. 6.11(a)), whereas the corresponding value is only 1.3% (see
Fig. 6.11(b)) if neglecting the thermal cross-coupling effect [J5]. When oper-
ating at Arizona, the B10 lifetimes with and without considering the thermal
cross-coupling effect are 8.3 yrs and 12.2 yrs (see Fig. 6.11(c) and (d)), respec-
tively, which implies that about 45% lifetime overestimation can be made if
neglecting the thermal cross-coupling effect [J5]. Also, it can be seen that the
dc-link electrolytic capacitor Cdc has the highest wear-out failure probability
when the operating environment is harsh, and thus dominates the system
wear-out failure [J5]. Hence, it can be concluded that the dc-link electrolytic
capacitor Cdc is the bottleneck of 25-year reliable operation for the studied
PV microinverter [J5].
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components, Cdc and S5, are shown in Figs. 15(b) and 16(b), 
respectively, which are fitted with the Weibull distribution [61]: 
 
1
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where β is the shape parameters and   is the scale parameter. 
Assume all the considered devices are connected in series in 
the reliability model, i.e., any component failure will lead to 
system failure. Then the system wear-out failure Fsys(t) equals: 
 ( ) 1 (1 ( ))sys iF t F t  (15) 
where Fi(t) represents the cumulative distribution function (cdf) 
of the component wear-out failure. 
Fig. 17 shows the probability curves of wear-out failures for 
components and the system when operating at Aalborg, 
Denmark, and Arizona, US, with and without considering the 
thermal cross-coupling effect. First, it can be seen that the 
mission profile has a strong impact on the wear-out failure: when 
operating in a harsher environment, i.e., Arizona, the wear-out 
failure probabilities before 25-year operation are significantly 
higher. Second, neglecting the thermal cross-coupling effect will 
lead to an obvious underestimation of the wear-out failure 
probability; when operating at Aalborg, the predicted system 
wear-out failure probability before 25 years is 3.34 % (cf. Fig. 
17(a)), whereas the corresponding value is only 1.3 % (cf. Fig. 
17(b)) if neglecting the thermal cross-coupling effect. When 
operating at Arizona, the B10 lifetimes with and without 
considering the thermal cross-coupling effect are 8.3 yrs and 
12.2 yrs (cf. Fig. 17(c) and (d)), respectively, which implies that 
about 45 % lifetime overestimation can be made if neglecting 
the thermal cross-coupling effect. In addition, it can be seen that 
the dc-link electrolytic capacitor Cdc has the highest wear-out 
failure probability when the operating environment is harsh, and 
thus dominates the system wear-out failure. Hence, it can be 
concluded that the dc-link electrolytic capacitor Cdc is the 
bottleneck of 25-year reliable operation for the studied PV MI. 
V. RELIABILITY IMPROVEMENT OF THE MICROINVERTER 
It can be concluded from the reliability evaluation results (cf. 
Fig. 17) that the 25-year wear-out failure probability of the 
studied PV microinverter is high when operating in a harsh 
environment—Arizona, US. Therefore, measures will be taken 
to improve its reliability. 
A. Advanced Multi-Mode Control of the qZSSRC 
The multi-mode control of the qZSSRC [26] results in the 
operation in the pass through mode (PTM) only at the particular 
voltage where (1) holds true for the fixed dc-link voltage. The 
PTM corresponds to the peak efficiency. However, it is not 
necessary for the grid-tied microinverter to have a stable dc-link 
voltage. Hence, an advanced multi-mode control with a variable 
dc-link voltage (cf. Fig. 18(a)) could be implemented on the 
qZSSRC to cover the voltage ranges of the most probable 
maximum power points (MPPs) of the 60- and 72-cell Silicone 
(Si) PV modules in PTM, as shown in Fig. 18(b). The lower 
bound of the PTM range is defined by the peak grid voltage Vg(pk) 
with an assumption that the dc-link voltage is 10 V above that: 
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The grid RMS voltage is usually within the range of 207 V to 
253 V, which results in possible variations of the minimum dc-
link voltage VDC(min) from 305 V to 370 V. For the rated grid 
voltage of 230 V, this voltage equals VDC(min) = 335 V. The upper 
bound of the PTM is limited by the voltage rating of the dc-link 
capacitor. Considering the existing technology, the electrolytic 
capacitor rated voltage of 500 V could be recommended. 
Assuming VDC(max) = 460 V, then a safety margin of 40 V is 
achieved: 
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n
 (17) 
The PTM is active between VPV1 = 28 V and VPV2 = 38 V for 
the nominal grid RMS voltage of 230 V. The control 
characteristic of the qZSSRC shown in Fig. 18(b) at the nominal 
grid voltage features a considerable PTM range owing to the 
proposed advanced multi-mode control. Remarkably, the PTM 
overlaps with the ranges of the most probable MPPs of the 60- 
and 72-cell Si PV modules over the temperature variations 
between 30 °C and 60 °C. This also includes the standard 
nominal operating cell temperature (NOCT) of 45 °C. The MPPs 
outside the PTM correspond to the temperatures that are rarely 
observed in practice. 
The advanced multi-mode control with a variable DC-link 
voltage results in an efficiency improvement by over 2% for the 
PV microinverter, as shown in Fig. 3 and Fig. 19. This means 
that the power losses and the junction/hotspot temperatures of 
components will be reduced, which is beneficial for reliability 
improvement. 
B. Long-Lifetime DC-Link Electrolytic Capacitor 
From Fig. 17(c), it is seen that the long-term (e.g., 25 years) 
reliability bottleneck of the PV microinverter operating in a 
harsh environment is the dc-link electrolytic capacitor Cdc. 
Therefore, Cdc should be selected carefully. In the baseline 
Fig. 6.12: Advanced multi-mode control of the qZSSRC with a variable dc-link voltage: (a) sketch
of dc-link voltage variations; (b) regulation characteristics. Source: [J5].
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components, Cdc and S5, are shown in Figs. 15(b) and 16(b), 
respectively, which are fitted with the Weibull distribution [61]: 
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where β is the shape parameters and   is the scale parameter. 
Assume all the considered devices are connected in series in 
the reliability model, i.e., any component failure will lead to 
system failure. Then the system wear-out failure Fsys(t) equals: 
 ( ) 1 (1 ( ))sys iF t F t  (15) 
where Fi(t) represents the cumulative distribution function (cdf) 
of the component wear-out failure. 
Fig. 17 shows the probability curves of wear-out failures for 
components and the system when operating at Aalborg, 
Denmark, and Arizona, US, with and without c nsidering the 
thermal cross-coupling effect. First, it can be seen th t the 
mission profile has a strong impact o  the wear-out failure: when 
operating in a harsher environment, i.e., Arizona, th  wear-out 
failure probabilities before 25-year operation are significantly 
higher. Second, neglecting the thermal cross-coupling effect will 
lead to an obvious underestimation of the wear-out failure 
probability; when operating at Aalborg, the predicted system 
wear-out failure probability before 25 years is 3.34 % (cf. Fig. 
17(a)), whereas the corresponding value is only 1.3 % (cf. Fig. 
17(b)) if neglecting the thermal cross-coupling effect. When 
operating at Arizona, the B10 lifetimes with and without 
considering the thermal cross-coupling effect are 8.3 yrs and 
12.2 yrs (cf. Fig. 17(c) and (d)), respectively, which implies that 
about 45 % lifetime overestimation can be made if neglecting 
the thermal cross-coupling effect. In addition, it can be seen that 
the dc-link electrolytic capacitor Cdc has the highest wear-out 
failure probabil ty when the operating e vironment is harsh, and 
thus dominate  the system wear-out fa lure. Hence, it ca  be 
concluded that the dc-link electrolytic capacitor Cdc is the 
bottleneck of 25-year reliable operation for the studied PV MI. 
V. RELIABILITY IMPROVEMENT OF THE MICROINVERTER 
It can be concluded from the reliability evaluation results (cf. 
Fig. 17) that the 25-year wear-out failure probability of the 
studied PV microinverter is high when operating in a harsh 
environment—Arizona, US. Therefore, measures will be taken 
to improve its reliability. 
A. Advanced Multi-Mode Contr l of the qZSSRC 
The multi-mode control of the qZSSRC [26] results in he 
operation i  the pass through mode (PTM) only at the particular 
voltage where (1) holds true for the fixed dc-link voltage. The 
PTM corresponds to the peak efficiency. However, it is not 
necessary for the grid-tied microinverter to have a stable dc-link 
voltage. Hence, an advanced multi-mode control with a variable 
dc-link voltage (cf. Fig. 18(a)) could be implemented on the 
qZSSRC to cover the voltage ranges of the most probable 
maximum power points (MPPs) of the 60- and 72-cell Silicone 
(Si) PV modules in PTM, as shown in Fig. 18(b). The lower 
bound of the PTM range is defined by the peak grid voltage Vg(pk) 
with an assumption that the dc-link voltage is 10 V above that: 
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The grid RMS voltage is usually within the range of 207 V to 
253 V, which results in possible variations of the mi imum dc-
link voltage VDC(min) from 305 V to 370 V. For the rated grid 
voltage f 230 V, this voltage equals VDC(min) = 335 V. The upp r 
bound of the PTM is limited by the voltage rating of the dc-link 
capacitor. Considering the existing technology, the electrolytic 
capacitor rated voltage of 500 V could be recommended. 
Assuming VDC(max) = 460 V, then a safety margin of 40 V is 
achieved: 
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The PTM is active between VPV1 = 28 V and VPV2 = 38 V for 
the nominal grid RMS voltage of 230 V. The control 
characteristic of the qZSSRC shown in Fig. 18(b) at the nominal 
grid voltage features a considerable PTM range owing to the 
proposed advanced multi-mode control. Remarkably, the PTM 
overlaps with the rang  of the most probable MPPs of the 60- 
and 72-c ll Si PV mod es over the temperature variations 
betw en 30 °C and 60 °C. This also includes the standard 
nominal operating cell te perature (NOCT) of 45 °C. The MPPs 
outside the PTM correspond to the temperatures that are rarely 
observed in practice. 
The advanced multi-mode control with a variable DC-link 
voltage results in an efficiency improvement by over 2% for the 
PV microinverter, as shown in Fig. 3 and Fig. 19. This means 
that the power losses and the junction/hotspot temperatures of 
components will be reduced, which is beneficial for reliability 
improvement. 
B. Long-Lifetime DC-Link Electrolytic Capacitor 
From Fig. 17(c), it is seen that the long-term (e.g., 25 years) 
reliability bottleneck of the PV microinverter operating in a 
harsh environment is the dc-link electrolytic capacitor Cdc. 
Theref re, Cdc should be l cted car fully. In the baseline 
Fig. 6.13: Measured effici ncy with the new co trol stra egy: ( ) the whole PV MI incl. the
auxiliary power, (b) the dc-dc power stage. Source: [J5].
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design, the dc-link employs a cost-optimized 150-µF electrolytic 
capacitor, whose nominal lifetime is 5000 hours at 85 oC. To 
decrease the wear-out failure probability, an emerging high-
reliability electrolytic apacitor (ESR at 100 Hz at 25°C: 0.54 ,
nominal lifetime: 5000 hours @105°C), will be used in the new 
design along with the variable DC-link voltage control. 
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Fig. 20.  Calculat d temperature profiles f critical components (S1, S3, 
S5, Cdc) and the enclosure of the PV microinverter with the variable dc-
link voltage control when operating in Arizona, US. 
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Fig. 21.  Reliability evaluation results of the PV microinverter with the 
variable dc-link voltage control and the new electrolytic capacitor; the 
mission profile of Arizona is applied: (a) annual damage and (b) wear-out 
failure probabilities of each component and the system. 
 
C. Wear-Out Failure Probability Estimation 
With the advanced multi-mode control and the new DC-link 
capacitor, the temperatures of the selected critical components 
(S1, S3, S5, Cdc) and the enclosure can be obtained, as shown in 
Fig. 20. Compared with the baseline solution, the new design 
enables the microinverter to operate at lower temperatures (cf. 
Fig. 13 and Fig. 20); the maximum temperature reduction is 
about 14 oC. The reliability evaluation procedure is repeated for 
the new design, and the results are shown in Fig. 21. It is seen 
from Figs. 14(a) and 21(a) that the annual damage to each 
component is decreased due to the lower junction/hotspot 
temperature. Particularly, the annual damage to the dc-link 
capacitor Cdc is significantly reduced from 0.057 to 0.0078 
because of the lower hotspot temperature and longer nominal 
capacitor lifetime. Fig. 21(b) shows the probability curves of 
wear-out failure for the components and the system. As can be 
observed, the 25-year wear-out failure probability of each 
component is kept at a low level. The wear-out failure 
probabilities over time obey the Weibull distribution, but the 
shape parameters of th  capacitors are l rger than those of the 
semiconductors, as illustrated i  Fig. 21(b). Therefore, at the 
early stage of life cycle, the system wear-out failure is dominated 
by semiconductors. Nevertheless, the system wear-out failure 
probability over 25-year operation is about 2.8 %, which is a 
dramatic improvement compared to the baseline solution (cf. 
Fig. 17(c)). 
VI. CONCLUSIONS 
The wear-out performance of a 300-W PV microinverter is 
evaluated by applying different mission profiles, experimental 
measurements, system-level FEM simulations, Monte Carlo 
simulation, and Weibull analysis. Harsh operating conditions of 
microinverters compel the enclosure to be filled up with 
thermally conducti g casting compound, causing a strong 
thermal cross-coupling effect between components. The 
performed analysis reveals that: 1) the missi n profile has a 
sig ificant impact on th  system wear-out failure; 2) neglecting 
the th rmal cr ss- oupling effect will lead to a remarkable 
underestimation of the system wear-out failure probability; 3) 
the DC-link electrolytic capacitor is the bottleneck for the long-
term (e.g., 25-year) reliable operation of the studied PV 
microinverter. In order to reduce the sy tem wear-out failure 
pr bab lity, th  vari bl  DC-link voltage control is applied and 
the original cost-optimized DC-link capacitor is replaced with a 
more reliable aluminum electrolytic capacitor. It is shown that 
the pr bability of system failur  due to wear-out over 25 years 
can be significantly reduced with the new design. 
Nevertheless,  reliability evaluation results need to be 
tr ated cautiously. The aim of the wear-out failure probability 
prediction is to identify the weakest link in the PV micro-
i vert r, and to benchmark different modulation/control/design 
techniques for r liability improvement. Th  wear-out failure 
pro ability in real operat on may diff  from the estimation in 
this paper due to several limitations: 1) the applied empirical 
device lifetime models are derived by accelerated testing at a 
specific condition and may lead to errors due to different 
operating  conditions; 2) depending on the installation position 
of the microinverter, its real ambient temperature may be much 
higher than the open-field ambient temperature; 3) the 
degradation of PV modules will slow down the wear-out of 
microinverters; 4) in addition to wear-out, there are also other 
failure modes (cf. Fig. 4) which may affect the hardware failure, 
but are not taken into account in this paper. 
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mission profile of Arizona is used and the thermal cross-coupling effect is taken into account in
the temperature calculations. Source: [J5].
6.5 Reliability Improv en of the PV Microinv ter
99
Chapter 6. Reliability Analysis and Improvement of a PV Microinverter Product
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 
 
design, the dc-link employs a cost-optimized 150-µF electrolytic 
capacitor, whose nominal lifetime is 5000 hours at 85 oC. To 
decrease the wear-out failure probability, an emerging high-
reliability electrolytic capacitor (ESR at 100 Hz at 25°C: 0.54 , 
nominal lifetime: 5000 hours @105°C), will be used in the new 
design along with the variable DC-link voltage control. 
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Fig. 20.  Calculated temperature profiles of critical components (S1, S3, 
S5, Cdc) nd the e closure of the PV microinverter with the variabl  dc-
link voltage control when operating in Arizona, US. 
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Fig. 21.  Reliability evaluation results of the PV microinverter with the 
variable dc-link voltage control and the new electrolytic capacitor; the 
mission profile of Arizona is applied: (a) annual damage and (b) wear-out 
failure probabilities of each component and the system. 
 
C. Wear-Out Failure Probability Estimation 
With the advanced multi-mode control and the new DC-link 
capacitor, the temperatures of the selected critical components 
(S1, S3, S5, Cdc) and the enclosure can be obtained, as shown in 
Fig. 20. Compared with the baseline solution, the new design 
enables the microinverter to operate at lower temperatures (cf. 
Fig. 13 and Fig. 20); the maximum temperature reduction is 
about 14 oC. The reliability evaluation procedure is repeated for 
the new design, and the results are shown in Fig. 21. It is seen 
from Figs. 14(a) and 21(a) that the annual damage to each 
component is decreased due to the lower junction/hotspot 
temperature. Particularly, the annual damage to the dc-link 
capacitor Cdc is significantly reduced from 0.057 to 0.0078 
because of the lower hotspot temperature and longer nominal 
capacitor lifetime. Fig. 21(b) shows the probability curves of 
wear-out failure for the components and the system. As can be 
observed, the 25-year wear-out failure probability of each 
component is kept at a low level. The wear-out failure 
probabilities over time obey the Weibull distribution, but the 
shape parameters of the capacitors are larger than those of the 
semiconductors, as illustrated in Fig. 21(b). Therefore, at the 
early stage of life cycle, the system wear-out failure is dominated 
by semiconductors. Nevertheless, the system wear-out failure 
probability over 25-year operation is about 2.8 %, which is a 
dramatic improvement compared to the baseline solution (cf. 
Fig. 17(c)). 
VI. CONCLUSIONS 
The wear-out performance of a 300-W PV microinverter is 
evaluated by applying different mission profiles, experimental 
measurements, system-level FEM simulations, Monte Carlo 
simulation, and Weibull analysis. Harsh operating conditions of 
microinverters compel the enclosure to be filled up with 
thermally conducting casting compound, causing a strong 
thermal cross-coupling effect between components. The 
performed analysis reveals that: 1) the mission profile has a 
significant impact on the system wear-out failure; 2) neglecting 
the thermal cross-coupling effect will lead to a remarkable 
underestimation of the system wear-out failure probability; 3) 
the DC-link electrolytic capacitor is the bottleneck for the long-
term (e.g., 25-year) reliable operation of the studied PV 
microinverter. In order to reduce the system wear-out failure 
probability, the variable DC-link voltage control is applied and 
the original cost-optimized DC-link capacitor is replaced with a 
more reliable aluminum electrolytic capacitor. It is shown that 
the probability of system failure due to wear-out over 25 years 
can be significantly reduced with the new design. 
Nevertheless, the reliability evaluation results need to be 
treated cautiously. The aim of the wear-out failure probability 
prediction is to identify the weakest link in the PV micro-
inverter, and to benchmark different modulation/control/design 
techniques for reliability improvement. The wear-out failure 
probability in real operation may differ from the estimation in 
this paper due to several limitations: 1) the applied empirical 
device lifetime models are derived by accelerated testing at a 
specific condition and may lead to errors due to different 
operating  conditions; 2) depending on the installation position 
of the microinverter, its real ambient temperature may be much 
higher than the open-field ambient temperature; 3) the 
degradation of PV modules will slow down the wear-out of 
microinverters; 4) in addition to wear-out, there are also other 
failure modes (cf. Fig. 4) which may affect the hardware failure, 
but are not taken into account in this paper. 
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Fig. 6.15: Reliability evaluation results of the PV microinverter with the v riable dc-link voltage
control and the new electr lytic capacitor; the mission profile of Arizona is applied: (a) annual
damage and (b) wear-out failure probabilities of each component and the system. Source: [J5].
6.5.1 Advanced Multi-Mode Control of the qZSSRC
With the conventional multi-mode control scheme proposed in [151], the DC-
DC converter operates in the PTM only at a particular input voltage, in which
the converter has the highest efficiency, as sh wn in Fig. 6.3(e). However, it
is not necessary for a g id-connected microinverter to have a stable dc-link
voltage [J5]; hence, an advanced ulti-mode (vari bl dc-link voltage) con-
trol scheme (see Fig. 6.12(a)) can be applied to the DC-DC converter, as
illustrated in Fig. 6.12(b) [J5]. Specifically, the operation range of the PTM is
Vin ∈ [28, 38] V, and in this mode, the dc-link voltage varies with respect to
Vin from 335 V to 460 V. When Vin is beyond the PTM range, the microin-
verter will operate in the buck or boost mode, and the dc-link voltage will be
fixed at 460 V and 335 V, respectively. With the advanced control scheme, the
efficiency performance of the microinverter can be significantly improved, as
shown in Fig. 6.13. Thus, the power losses and junction/hotspot tempera-
tures of components can be remarkably decreased.
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6.5.2 New DC-Link Electrolytic Capacitor with Longer Nom-
inal Lifetime
It has bee observed from Fig. 6.11(c) and (d) that the used dc-link electrolytic
capacitor Cdc is the bottleneck for the long-term reliable operation of the
commercial PV microinverter product. In the baseline design, the dc-link
employs a cost-optimized 150-µF electrolytic capacitor, whose nominal life-
time is 5000 hours at 85 ◦C [J5]. In order to improve system reliability, this
chapter proposes to replace the previous electrolytic capacitor with a new one
with a longer nominal lifetime (5000 hours @105 ◦C) along with the advanced
multi-mode control scheme.
6.5.3 Wear-Out Failure Probability
With the proposed advanced multi-mode control and the better electrolytic
capacitor, the temperature profiles of S1, S3, S5, Cdc and the enclosure are de-
rived, as shown in Fig. 6.14. Compared with the baseline solution, the new
design enables the microinverter to operate at lower temperatures (see Figs.
6.8 and 6.14). Fig. 6.15 shows the obtained annual damage and wear-out
failure probability with the new design.
Because of the lower junction/hotspot temperature, the annual damages
of components are reduced as well; notably, the annual damage of Cdc is
remarkably decreased from 0.057 to 0.0078. The wear-out failure probabilities
of the components and the system are shown in Fig. 6.15(b). With the new
design, all the failure probabilities before 25 years are maintained low. For
the system, its wear-out failure probability over 25-year operation is about
2.8%, which is significantly enhanced compared with the baseline solution
(see Fig. 6.9(c)) [J5].
6.6 Summary
This chapter presents a wear-out failure analysis and reliability improve-
ment of a 300-W impedance-source PV microinverter product. A description
on the product configuration and reliability evaluation process is first pre-
sented. With experimental measurements and FEM simulations, a system-
level electro-thermal model and empirical lifetime models are then built for
the components and enclosure of the PV microinverter. After that, the wear-
out performance of the microinverter is evaluated before measures are taken
to improve its reliability. It is concluded that 1) both the mission profile and
thermal cross-coupling effect have a remarkable impact on the lifetime pro-
jection of the PV microinverter; 2) the dc-link capacitor is the weakest link in
the product in terms of the wear-out performance; 3) the proposed variable
dc-link voltage control and long-lifetime aluminum electrolytic capacitor can
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significantly reduce the system wear-out failure probability.
Related Publications
J5. Y. Shen, A. Chub, H. Wang, D. Vinnikov, E. Liivik, and F. Blaabjerg,
"Wear-out Failure Analysis of an Impedance-Source PV Microinverter
Based on System-Level Electro-Thermal Modeling," IEEE Trans. Ind.
Electron., vol. PP, no. 99, pp. 1-14, 2018, Early Access.
Main Contribution:
A system-level electro-thermal modeling-based wear-out failure anal-
ysis and reliability improvement measures are proposed and detailed
for a commercial PV microinverter product.
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Chapter 7
Conclusion
This chapter summarizes the results and outcomes of the research during
the PhD project - Reliability-Oriented Design and Optimization of Photovoltaic
Microinverters. The main contributions are highlighted, and the research per-
spectives are discussed at the end of the chapter.
7.1 Summary
The main focus of this PhD project is on the reliability-oriented design and
optimization of PV microinverters. Several challenges with PV microinverters
have been discussed, and different solutions have been proposed in order to
address those issues. A brief summary of this PhD thesis is presented as
follows.
In Chapter 1, the background and state-of-the-art of microinverter topol-
ogy, electro-thermal modeling of components, system-level reliability evalu-
ation and multiobjective design optimization of power electronic converters
are discussed. Thus, the motivations of this PhD research are summarized,
and four research objectives are outlined: 1) development of high-efficiency
wide-voltage-gain DC-DC converter topologies suitable for PV microinvert-
ers; 2) proposal of new methods for the electro-thermal modeling and de-
sign optimization of components and microinverter systems; 3) proposal and
execution of a cost-volume-reliability Pareto optimization method for a PV
microinverter; 4) demonstration of a reliability-oriented design method for a
commercial PV microinverter product.
Chapter 2 firstly discusses a dual-mode rectifier based series resonant
DC-DC converter for PV microinverter applications. The operation princi-
ple, modulation scheme, control strategy and key characteristics (i.e., voltage
gain, RMS current and soft-switching) are detailed. A 1-MHz 250-W microin-
verter prototype has been built and tested to verify the theoretical analysis. It
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turns out that the proposed DC-DC converter with a variable DC-link voltage
control can maintain high efficiencies over a wide input voltage range (17 V
- 43 V). Therefore, it is a good candidate for the DC-DC stage of two-stage
PV microinverters. Additionally, a new structure-reconfigurable series res-
onant DC-DC converter is also discussed for the PV microinverter systems
which require a configurable output voltage as well as a wide range of input
voltage.
In order to optimize the thermal design in high-power-density power elec-
tronic converters, Chapter 3 develops analytical thermal models for PCB vias
and pads. The thermal resistance model of PCB via arrays is built and an-
alyzed concerning multiple design variables. Then, an optimal trajectory is
identified for the via design. FEM simulations and experimental tests show
that the optimal trajectory helps to reduce the thermal resistance of vias. In
the case of the power semiconductor devices cooled by a copper pad, an
axisymmetric thermal model is developed, and an algorithm is proposed to
fast size the copper pad under the junction temperature limit. Finally, exper-
imental measurements verify the built thermal model and algorithm. Chapter
4 presents the parameter characterization and electro-thermal modeling of a
series of 650-V GaN eHEMTs. The key characteristics of a GaN eHEMT, i.e.,
the drain-source on-state resistance, parasitic capacitance, transconductance,
and junction-case thermal impedance, are modeled as functions of the num-
ber of standard GaN die units inside. Due to the low parasitic capacitance of
GaN eHEMTs, fast turn-off is easy to achieve and therefore, the turn-off loss
can be approximated by the energy stored in the parasitic output capacitance.
Chapter 5 discusses a cost-volume-reliability Pareto optimization method
for a PV microinverter. The operation principle and characteristics of the
inverter-stage are analyzed before the systematic modeling of key perfor-
mance metrics i.e., the power loss, thermal impedance, lifetime, cost, and
volume. The cost-volume-reliability Pareto optimization is performed for the
inverter, yielding a Pareto front which enables a design trade-off among cost,
volume and reliability.
Finally, Chapter 6 demonstrates a reliability-oriented design method for
a PV microinverter product. The microinverter product and the reliability
evaluation process are first described in brief. Then, system-level electro-
thermal modeling and wear-out failure analysis are performed. It is found
that both the mission profile and thermal cross-coupling effect have a signif-
icant impact on the reliability evaluation of the PV microinverter. Moreover,
the DC-link capacitor in the baseline design is the weakest component con-
cerning the wear-out failure. In order to improve the system-level reliability,
a new variable DC-link voltage control is proposed and the DC-link capacitor
is replaced with a better one, leading to a remarkable reliability improvement.
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7.2 Main Contributions
The main contributions of this PhD project are summarized as follows:
A) High-Efficiency Wide-Voltage-Gain DC-DC Converters for PV Microin-
verters
• A new series resonant DC-DC converter with a dual-model rectifier is
proposed for PV microinverter applications;
• The characteristics analysis and design optimization are conducted for
the proposed converter;
• A 1-MHz microinverter prototype has been built and tested for verifi-
cations;
• A structure-reconfigurable DC-DC converter is proposed, analyzed, and
implemented to suit for the grid-connected PV systems with a wide-
input voltage range and different grid voltage levels, 110/120 V and
220/230/240 V.
B) Electro-Thermal Modeling of Components
• An analytical thermal resistance model and an optimal design trajectory
are proposed for PCB vias;
• An analytical thermal resistance model and an algorithm are proposed
for sizing PCB pads;
• Characterization of key parameters and modeling of electro-thermal
performance are conducted for a series of 650-V GaN eHEMTs.
C) Cost-Volume-Reliability Pareto Optimization of a PV Microinverter
• System-level electro-thermal modeling is conducted for a PV microin-
verter;
• A cost-volume-reliability Pareto optimization method is proposed and
executed for the inverter stage of the PV microinverter.
D) Reliability-Oriented Design of PV Microinverters
• System-level electro-thermal modeling considering the thermal cross-
coupling effect is performed for an impedance-source PV microinverter
product;
• A system-level reliability evaluation process is proposed and imple-
mented for the PV microinverter product;
• Reliability-oriented design measures are proposed and applied to re-
duce the system-level wear-out failure of the microinverter product.
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7.3 Research Limitations and Perspectives
Although several aspects for the reliability-oriented design optimization of
PV microinverter have been investigated in this PhD project, there are still
other challenges which need to be addressed:
• The proposed cost-volume-reliability Pareto optimization method has
been executed in this PhD project, yielding a Pareto front. However,
there is still a lack of experimental verification. Therefore, several pro-
totypes with different (Pareto-optimal and non-optimal) designs will be
tested to verify the performance metrics, i.e., cost, volume, efficiency,
and operating temperature.
• This PhD research focuses on the reliability of two-stage PV microin-
verters. However, there are also single-stage and pseudo-DC-link mi-
croinverters whose overall performance may be better than the two-
stage ones. A comprehensive performance benchmark of these archi-
tectures could be interesting to both the industry and academia.
• Empirical device lifetime models are employed to evaluate the damage
accumulation over time. However, those models are derived by accel-
erated lifetime tests where the operating conditions may be different
from those of the studied PV microinverters. These discrepancies may
lead to errors for the calculated damage. Therefore, it would be useful
to conduct more diverse life cycle tests such that the lifetime models of
devices could be applicable to different industrial cases.
• There are many failure modes for a PV microinverter, e.g., the software
failure, random failure, catastrophic failure, burn-in failure, and hard-
ware wear-out failure. However, this research mainly focuses on the
wear-out failure of main components (i.e., semiconductor devices and
capacitor). In addition, other critical components (e.g., solder, connec-
tors and varistor) are also not taken into account in the reliability analy-
sis. Thus, the reliability of the PV microinverters may be overestimated.
A more comprehensive and accurate reliability evaluation could be con-
ducted by considering those failure modes and critical components.
• The open-air temperature of a location is used as the ambient tem-
perature of PV microinverters. In the real field, however, the ambient
temperature of a PV microinverter may be much higher depending on
the installation condition and surrounding ventilation. Nevertheless,
its impact may be compensated by disregarding the degradation of a
PV panel due to less power. It would be interesting to investigate the
impacts of both the installation condition and module degradation on
the reliability of a PV microinverter.
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ABSTRACT 
The photovoltaic (PV) output voltage varies over a wide range depending on operating conditions. Thus, the PV-connected 
converters should be capable of handling a wide input voltage range while maintaining high efficiencies. This paper proposes a new 
series resonant dc-dc converter for PV microinverter applications. Compared with the conventional series resonant converter (SRC), 
a dual-mode rectifier (DMR) is configured on the secondary side, which enables a twofold voltage gain range for the proposed 
converter with a fixed-frequency phase-shift modulation scheme. The zero-voltage switching (ZVS) turn-on and zero-current 
switching (ZCS) turn-off can be achieved for active switches and diodes, thereby minimizing the switching losses. Moreover, a 
variable dc-link voltage control scheme is introduced to the proposed converter, leading to a further efficiency improvement and 
input-voltage-range extension. The operation principle and essential characteristics (e.g., voltage gain, soft-switching, and root-
mean-square current) of the proposed converter are detailed in this paper, and the power loss modeling and design optimization of 
components are also presented. A 1-MHz 250-W converter prototype with an input voltage range of 17 V – 43 V is built and tested 
to verify the feasibility of the proposed converter. 
Index terms— Series resonant dc-dc converter, wide input voltage range, 1-MHz switching frequency, photovoltaic microinverter 
I. INTRODUCTION 
Compared with central and string photovoltaic (PV) inverters, microinverters are favorable in low-power applications, due to the 
capability of module-level maximum power point tracking (MPPT), low installation efforts, easy monitoring and failure detection, 
and low maintenance cost [1]-[3]. Nevertheless, certain challenges remain for PV microinverters: 1) the efficiency performance of 
microinverters is relatively low compared with string inverters (e.g., peak efficiency is around 99.2 % [4]); 2) there is a trend that 
microinverters will be incorporated into PV modules in the future [5], [6], which implies that microinverters should be more compact 
(i.e., high power density and low profile); 3) panel-embedded microinverters may be inevitably heated up by the PV panels, 
accelerating the degradation [7], [8]. Improving the power conversion efficiency and reducing power losses can be an effective way 
to enhance the energy yield and reliability of PV microinverters [3], [9]. 
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Fig. 1.  Configuration of a two-stage grid-connected PV microinverter system. 
In the literature, three power conversion structures can be found for PV microinverters, i.e., the high-frequency-link (single-stage) 
microinverter [10], pseudo-dc-link microinverter [11], and dc-link (two-stage) microinverter [12], [13]. The dc-link microinverters 
have the advantages of simpler structure, lower power decoupling capacitance, and easier performance optimization for each stage; 
therefore, recently, they attracted much interest [6], [9], [12]-[16]. Fig. 1 shows the configuration of a two-stage grid-connected PV 
microinverter system. Typically, the front-end dc-dc converter is controlled to achieve the MPPT of the PV module. Depending on 
the module characteristics and the operating conditions (i.e., the solar irradiance and ambient temperature), the output voltages of 
PV modules at maximum power points vary over a wide range (e.g., 20-40 V). Therefore, the dc-dc converter should be able to 
handle a wide input voltage range while maintaining high efficiencies. It is also required that the dc-dc converter should boost the 
low-voltage (< 50 V [6]) PV module output to a desired high voltage (at the dc link) in order to feed a grid-connected or standalone 
inverter [17]. Preferably, a high-frequency transformer is inserted into the front-end dc-dc stage to achieve the galvanic isolation, 
leakage current elimination, and a high voltage-boost ratio [13]. Furthermore, in order to reduce the system profile, it is required to 
increase the switching frequency and/or adopt low-profile passive components (e.g., planar magnetics [18] and low-profile 
decoupling capacitors [19]). 
Traditional flyback converters with snubbers or active clamping circuits are simple in topology and low in cost; therefore they 
are adopted as the front-end dc-dc stage in some microinverters [20], [21]. However, the voltage stress of the primary switches is 
high and thus low-voltage MOSFETs with low on-state resistances cannot be used [22], [23]. In the phase-shift full-bridge dc-dc 
converter, the primary switches can achieve zero-voltage-switching (ZVS); however, it is challenged when operating in a wide 
voltage gain range, e.g., the narrow ZVS range for the lagging leg switches, duty cycle loss, large circulating current, and voltage 
spikes across the output diodes [24]. 
The LLC resonant converter is a promising topology in terms of high efficiency and high power density [24]-[27]. However, the 
primary concern for this topology is that the voltage gain range is not wide and thus hybrid control schemes [28]-[30] have to be 
applied, which increases the realization complexity of the MPPT. For instance, a full-bridge LLC resonant converter is designed for 
PV applications in [28]; however, the burst mode control has to be used in addition to the variable frequency control. In [29], a 
hybrid control combining the pulse-frequency modulation (PFM) and phase-shift pulse-width modulation (PS-PWM) is employed 
to a full-bridge LLC resonant converter to improve the efficiency, but the control complexity is significantly increased as well. 
In addition to the hybrid control schemes, many modified LLC resonant converter topologies have been proposed [17], [31]-[41]. 
Structural modifications can be made to the primary-side inverter [31]-[35], the secondary-side rectifier [36]-[38], and the 
transformer/resonant tank [39]-[41]. Instead of the conventional half-bridge or full-bridge structure, a variable frequency multiplier 
is applied to the LLC resonant tank to extend the voltage gain range while maintaining high efficiencies [32]. In [33], the primary-
side full-bridge inverter is replaced by a dual-bridge inverter; thus, a multi-level ac voltage can be applied to the resonant tank, and 
a twofold voltage gain range can be achieved; however, the primary-side switches have high turn-off currents, and may suffer from 
high off-switching losses when operating in high step-up applications (e.g., PV microinverters). By combining a boost converter 
with an LLC resonant converter, two current-fed LLC resonant converters are proposed in [34], [35]. Nevertheless, the primary-
side switches share uneven current stresses, which may lead to high conduction losses as well as high off-switching losses. To avoid 
the high off-switching losses on the high-current primary-side switches, [36]-[38] propose secondary-rectifier-modified LLC 
resonant converter topologies. Specifically, in [36] and [37], two diodes in the full-bridge rectifier are replaced with two active 
switches, yielding a controllable rectifier. In [38], two active switches are utilized to obtain a reconfigurable voltage multiplier 
rectifier, leading to a squeezed switching frequency range and improved efficiencies over a wide input voltage range; notably, the 
number of rectifier components is high (8 diodes + 2 active switches + 6 capacitors), and thus this topology may not be cost-effective 
for PV microinverter applications. Furthermore, [39]-[41] modify the transformer and resonant tank to extend the voltage gain range 
of the LLC resonant converter. In [39], an auxiliary transformer, a bidirectional switch (implemented with two MOSFETs in an 
anti-series connection), and an extra full-bridge rectifier are added to the conventional LLC resonant converter. Thus, the equivalent 
transformer turns ratio and magnetizing inductance can be adaptively changed in order to achieve a wide voltage gain range; 
however, the component count is high and the transformers utilization ratio is relatively low. To address the issues in [39] as well 
as to maintain high efficiencies over a wide input voltage range, Sun et al [41] proposes a new LLC resonant converter with two 
split resonant branches; in this way, two operation modes, i.e., the low- and medium-gain modes, are enabled, and the gain range 
for mode transition is 1.5 times, leading to a smoother efficiency curve over the gain range. Furthermore, in [40], a new transformer 
plus rectifier structure with fractional and reconfigurable effective turns ratios is proposed for a widely varying voltage gain. 
As aforementioned, there is a trend to increase the switching frequency and lower the converter profile such that the microinverter 
can be mechanically and physically integrated with a PV module [5], [6]. Therefore, the MHz operation and design optimization of 
resonant dc-dc converters [42]-[48] are becoming attractive to achieve so. Notably, the reported peak efficiency of a 1-MHz LLC 
resonant converter has reached 97.6 % with an optimal design of the integrated planar matrix transformer [46]. However, the voltage 
conversion ratios in these systems are fixed [43]-[48] or vary within a narrow range (± 5%) [42], which is not suitable for PV 
microinverter applications where the dc-dc stage should handle a wide voltage gain range. 
In light of the above, this paper proposes a new dual-mode rectifier (DMR) based series resonant dc-dc converter for PV 
microinverter systems. A twofold voltage gain range can be achieved with a fixed-frequency phase-shift modulation scheme. The 
active switches can turn on under zero-voltage switching (ZVS) and the rectifier diodes can turn off under zero-current switching 
(ZCS), leading to minimized switching losses. Also, a variable dc-link voltage control is applied, yielding a significant efficiency 
improvement and input-voltage-range extension. The experimental tests on a 1-MHz microinverter prototype show that the proposed 
converter can achieve high efficiencies over a wide input voltage range, i.e., 17 V – 43 V. 
This paper is an expansion of our previous conference publication in [49] by adding two topology derivatives, detailed 
characteristics analysis, power loss modeling and design optimization of components, and 1-MHz experimental verifications. The 
contributions of this paper are summarized as: i) three DMR-based series resonant dc-dc converter topologies are proposed for PV 
microinverter systems; ii) the operation principle, critical characteristics (including voltage gain, root-mean-square current, and soft 
switching), and design optimization of the basic DMR series resonant converter are analyzed in detail; iii) a variable dc-link voltage 
control is introduced to the proposed converter; iv) a 1-MHz microinverter prototype is built and tested to verify the feasibility of 
the proposed converter. 
The remainder of this paper is organized as follows. Section II presents the operation principles of the proposed converter. In 
Section III, the key operating characteristics are analyzed and parameter design guidelines are presented. Then, the power loss 
modeling and design optimization of main components are performed in Section IV. After that, the control strategy, modulation 
implementation and extensive experimental tests are provided in Section V. Finally, conclusions are drawn in Section VI. 
II. OPERATION PRINCIPLES OF THE PROPOSED CONVERTER 
A. Topology Description and Operation Modes 
    The proposed DMR-based series resonant converter (DMR-SRC) is shown in Fig. 2. The DMR is implemented by adding a pair 
of anti-series transistors (S5-S6) between the midpoints of the diode leg (D3-D4) and the output capacitor leg (Co1 and Co2). Thus, 
two rectifier modes can be achieved by controlling the anti-series transistors S5-S6: 
  1) Half-Bridge Rectifier (HBR) mode: when the anti-series transistors S5-S6 are triggered on, a half-bridge rectifier (voltage doubler) 
consisting of D1, D2, S5, S6, Co1 and Co2 presents on the secondary side; 
  2) Full-Bridge Rectifier (FBR) mode: when S5-S6 are disabled, there is a full-bridge rectifier (D1-D4) on the secondary side. 
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Fig. 2. Schematic of the proposed dual-mode rectifier based series resonant dc-dc converter. 
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Fig. 3. Schematics of the extended series resonant converter topologies with dual-mode rectifiers for high-voltage output applications: (a) the extended topology A 
and (b) the extended topology B. 
 
Inspired by the dual-mode rectification concept, two extended series resonant dc-dc converters are derived for high-voltage output 
applications, as shown in Fig. 3. All the secondary diodes and transistors only need to withstand half of the output voltage Vo. By 
controlling the secondary-side active switches S5 and S6, a dual-mode rectifier can be formed on the secondary side, and therefore 
a wide voltage gain can be achieved. Nevertheless, this paper will only focus on the basic topology shown in Fig. 2. 
    A fixed-frequency phase-shift modulation is applied to the proposed DMR-SRC, as illustrated in Fig. 4. The primary-side 
diagonal switches are driven synchronously, and the upper and lower switches of each leg are phase-shifted by . On the secondary 
side, the turn-on instant of S5 is synchronized with that of S2 and S3, but the turn-off of S5 is lagged by a phase of  with respect to 
that of S2 and S3. The gate signal of S6 is shifted by a phase of  with that of S5. It is noted that the fixed-frequency phase-shift 
modulation scheme is also applicable to the two extended topologies shown in Fig. 3(a) and (b). 
With this modulation scheme, the voltage across the midpoints of the two primary-side switch legs, i.e., vab, is an ac square wave 
(with an amplitude of Vin) which applies to the transformer. In addition, the switching frequency fs is equal to the series resonant 
frequency of the resonant inductor Lr and capacitor Cr, i.e., 1 / (2 )s r r rf f LC . 
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The primary-side transformer current ip is the sum of the magnetizing current iLm and the resonant current iLr referred to the 
primary side, i.e., 
 ( )p Lm Lri n i i   (1) 
where n represents the transformer turns ratio. 
The waveform of capacitor voltage vCr has half-wave symmetry, i.e., ( ) ( / 2)Cr Cr sv t v t T . Thus, the charge variation of the 
resonant capacitor over half a switching cycle [0, Ts/2] can be obtained as 
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where VCr0 denotes the initial resonant capacitor voltage at t = 0 (see Fig. 4), and P is the transferred power. 
    The voltage gain of the converter and the inductors ratio of Lm to Lr are defined as G = Vo/(nVin), and m = Lm / Lr, respectively. 
The quality factor is denoted as Q = Zr/Ro = P/(Vo
2/Zr), in which the characteristic impedance /r r rZ L C . Thus the quality 
factor Q is also termed as the normalized power. 
    The initial capacitor voltage VCr0 can be obtained from (2) as 
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o
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V
nf C V
  (3) 
    The magnetizing current iLm can be expressed as 
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where rt  with 2r rf  being the resonant angular frequency, and ILm0 represents the initial magnetizing current at q = 0. 
The peak magnetizing current ILmpk is reached at q = , i.e., ILmpk = iLm(). Due to the half-wave symmetry of the magnetizing current 
iLm, we have 
 0 (0) ( )Lm Lm Lm LmpkI i i I  (5) 
Substituting (5) into (4) yields the peak and initial magnetizing currents, i.e., 
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B. Operation Principle 
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Fig. 5. Equivalent circuits of the proposed converter over the first half switching cycle [0, ]. (a) Stage I: [0, ], (b) Stage II: [, a], and (c) Stage III: [a, ]. 
The key operating waveforms of the proposed DMR-SRC are shown in Fig. 4. Neglecting the deadtime, six stages can be 
identified over one switching cycle. Due to the symmetry of operation, only stages I-III over the first half switching cycle [0, ] are 
described. 
Stage I (q  [0, ], see Figs. 4 and 5(a)): Before the time instant 0, S2, S3 and S5 are conducting. At q = 0, S2 and S3 are turned 
off, the negative magnetizing current ILm0 begins to charge/discharge the parasitic output capacitors (Coss1-Coss4) of primary-side 
switches, such that S1 and S4 can achieve ZVS-on. During this stage, S5 is turned on, and a half-bridge rectifier is formed on the 
secondary side. The voltage vcd is clamped by half of the output voltage Vo/2. The resonant inductor Lr and capacitor Cr resonate, 
and the resonant current iLr starts increasing from zero. When the parasitic output capacitor of S6, i.e., Coss6, is fully discharged, the 
antiparallel diode of S6 begins to conduct. Thus, ZVS-on of S6 can be achieved subsequently by applying the turn-on gate signal. 
The governing differential equations in this stage are obtained as 
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Considering the initial conditions 0(0)Cr Crv V  and (0) 0Lri , (7) can be solved as 
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where 1 0/ 2in o Crr nV V V , and 1 1 / rA r Z . 
Stage II (q  [, a], see Figs. 4 and 5(b)): At q = , S5 is turned off, the resonant current is diverted from S5-S6 to D4, and a full-
bridge rectifier is presented on the secondary side. Thus, the ac voltage vcd is equal to the output voltage Vo, causing the resonant 
current to decrease sinusoidally. The governing differential equations in this stage are 
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The inductor current and capacitor voltage at q = , i.e., ( )Lri  and ( )Crv , can be obtained from (8). Then, (9) can be solved as 
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    Stage III (q[a, ], see Figs. 4 and 5(c)): When the resonant current iLr falls to zero at q = a, D1 and D4 turn off under ZCS. 
Thus, the resonant tank is prevented from resonance and the resonant current and voltage are kept at 0 and VCr0, respectively. The 
output capacitors are discharged to supply the load. 
III. CHARACTERISTICS OF THE PROPOSED CONVERTER 
    In this section, the characteristics of the proposed converter are analyzed in detail in terms of the DC voltage gain, RMS currents, 
and the soft-switching performance. Additionally, basic design guidelines are also presented. 
A. DC Voltage Gain 
Because of the half-wave symmetry of both the resonant inductor current iLr and the capacitor voltage vCr, we have 
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Solving (3), (8), (10), and (11) yields the expressions for the voltage gain G and phase angle α as 
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where 2 28 (2 cos cos 2) (1 cos )K Q Q . 
 
Fig. 6. Analytical and simulated results for the normalized voltage gain G with respect to the phase shift    at different quality factors. 
    According to (12), the voltage gain can be depicted in Fig. 6. It can be seen that the range of the voltage gain is always between 
1 and 2 irrespective of the quality factor (i.e., the load). It should be noted that the inductors ratio m = Lm/Lr does not affect the 
voltage gain. Therefore, the magnetizing inductance can be designed as a large value under the condition that the ZVS-on of primary-
side switches can be achieved. Circuit simulations of the proposed converter are conducted in PSIM, and the results are also 
presented in Fig. 6, which validates the obtained analytical gain model (12). 
    To compare, the voltage gain characteristics of the full-bridge series resonant converter (SRC) [50] and the full-bridge LLC 
resonant converter [25] are shown in Fig. 7. For the PFM controlled SRC, the light-load gain range is narrow (e.g., 0.85-1 at a light 
load Q = 0.1) even within a wide normalized switching-frequency range fn  [1, 5]. The PFM-controlled LLC resonant converter 
has improved gain characteristics. However, the heavy-load gain range is still narrow (e.g., 1-1.47 at a heavy load Q = 0.3). In order 
to have a high full-load gain peak, the characteristic impedance Zr has to be decreased, resulting in a wider frequency range and/or 
increased conduction losses. 
With the fixed-frequency PWM or phase-shift modulation (PSM) control, the gain ranges of the SRC and the LLC resonant 
converter are extended. However, the variation of the duty cycle D is also wide. When the duty cycle D is small, the conduction 
losses will rise and the soft-switching condition will be lost, because the peak magnetizing current is reduced dramatically in this 
case. In addition, when controlled with the PWM or PSM scheme, the primary-side (low-voltage and high-current side) switches of 
the SRC and LLC converter have to turn off at a large current, and thus the off-switching loss is large. By contrast, the peak 
magnetizing current of the proposed resonant converter does not vary significantly with respect to the voltage gain G: the variation 
range of ILmpk is twofold according to (6). Therefore, the ZVS-on of the primary-side switches can be achieved while keeping the 
magnetizing inductance large. Moreover, the primary-side switches in the proposed converter are turned off at the small peak 
magnetizing current; thus, the off-switching loss is small as well. 
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Fig. 7. Voltage gain characteristics of the full-bridge series resonant dc-dc converter and the full-bridge LLC resonant dc-dc converter: (a) SRC with PFM, (b) 
LLC resonant converter with PFM, (c) SRC with PWM or PSM, and (d) LLC resonant converter with PWM or PSM. In Fig. 7(a) and (b), the normalized 
switching frequency fn is based on the series resonant frequency of the resonant tank. 
Furthermore, the bill of materials (BOM) of the five topologies, i.e., the full-bridge SRC [50], the full-bridge LLC resonant 
converter [25], the proposed DMR-based SRC (see Fig. 2), and the derivatives A and B of the DMR-based SRC (see Fig. 3), is 
shown in Table I. The differences between the proposed and conventional topologies are highlighed in red. Compared with the 
conventional SRC and LLC resonant converter, the proposed DMR-based SRC (see Fig. 2) has a higher component count. More 
specifically, two active switches withstanding half of the output voltage are added on the secondary side, and the output capacitor 
is split into two low-voltage ones. Likewise, the proposed DMR-SRC derivatives A and B (see Fig. 3) also employ two secondary-
side switches and two output capacitors in series. However, the secondary-side diode count is reduced from 4 to 2, and the voltage 
stress of the diodes is only half of the output voltage, which is beneficial to cost reduction. 
TABLE I 
COMPARISON OF BILL OF MATERIALS OF THREE TOPOLOGIES 
Components Full-bridge SRC [50] 
Full-bridge LLC 
resonant converter [25] 
Proposed DMR-based 
SRC (Fig. 2) 
Proposed DMR-SRC 
derivatives A and B (Fig. 3) 
Primary-side 
active switch 
Count  4  4  4  4 
Voltage stress Input voltage Input voltage Input voltage Input voltage 
Secondary-side 
active switch 
Count 0 0  2  2 
Voltage stress — — Half of output voltage Half of output voltage 
Diode 
Count  4  4  4  2 
Voltage stress Output voltage Output voltage Output voltage Half of output voltage 
Transformer  1  1  1  1 
Resonant inductor  1  1  1  1 
Resonant capacitor  1  1  1  1 
Output 
capacitor 
Count  1  1  2 in series  2 in series 
Voltage stress Output voltage Output voltage Half of output voltage Half of output voltage 
 
B. RMS Currents 
    The secondary and primary transformer RMS currents can be obtained by 
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The final expressions of ILr,rms and Ip,rms are given in Appendix as (39). Fig. 8 shows the normalized RMS currents at different quality 
factors. The current normalization base is Vo/Zr. It can be seen in Fig. 8 that at heavy loads, the RMS resonant current ILr,rms increases 
with respect to the voltage gain. The reason is that when the gain increases, the input voltage decreases and thus the RMS current 
increases if the power is fixed. However, at light loads, the RMS current firstly increases and then decreases. This is because the 
angle a (see Fig. 4) is small at light loads when the voltage gain is in the middle area. A smaller a means a larger RMS current if 
the power is fixed. For the primary transformer RMS current Ip,rms, it is overall rising as the voltage gain G increases. However, at 
light loads, Ip,rms becomes flat with respect to G. When comparing the two RMS currents, it can be obtained that the difference 
between them is small. It is because the inductors ratio m = Lm/Lr can be designed to be large for the proposed converter. 
 
Fig. 8. Primary and secondary transformer RMS currents with respect to the voltage gain at m = 6. 
(a)   (b)    
Fig. 9.  Full-load RMS currents with respect to the characteristic impedance Zr at different voltage gains. (a) Secondary-side RMS current ILr,rms; (b) Primary-side 
RMS current Ip,rms. 
For the proposed converter, the characteristic impedance Zr has a significant impact on the RMS current characteristics when the 
load is fixed. Fig. 9 shows the full-load RMS current curves under different characterisitc impedances Zr and voltage gains G. As 
can be seen, the full-load RMS currents decrease with respect to the increase of the characteristic impedance Zr except for G = 1 
and G = 2 in Fig. 9(a). Considering the conduction losses, the characteristic impedance Zr should be designed as large as possible. 
Moreover, when the resonant frequency is fixed, a larger Zr means a larger Lr, which is beneficial to the short-circuit current 
suppression. However, a larger Zr also leads to a larger ac voltage ripple and a higher voltage peak over the resonant capacitor Cr. 
Therefore, a tradeoff should be made in practice. 
C. Soft-Switching 
Ideally, the primary and secondary MOSFETs can achieve the ZVS turn-on if ip(0) and -iLr(qd) (see Fig. 4) are negative, as 
analyzed in Section II-B. This ideal ZVS condition always holds, as indicated by (6) and (8). In practice, however, there are parasitic 
output capacitances in parallel with MOSFETs and diodes. Therefore, a certain amount of charge is required to fully discharge the 
output capacitance of the MOSFET during the deadtime interval, such that its antiparallel diode will conduct before the turn-on 
signal is applied [51]. Fig. 10 shows the ZVS mechanism of the primary and secondary transistors, and Fig. 11 illustrates the 
operating waveforms considering the deadtime and output capacitance of transistors. During the deadtime intervals, the output 
capacitances of the transistors are charged or discharged with ip, iLm and/or iLr. It is assumed that Coss1 = Coss2 = Coss3 =Coss4 =Coss,P, 
Coss5 = Coss6 = Coss,S, and CossD1 = CossD2 = CossD3 = CossD4 =Coss,D. Then, the voltage change and charge required for the ZVS-on can 
be obtained, as summarized in Table II. 
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Fig. 10.  ZVS mechanism of primary and secondary transistors (see Fig. 10): (a) ZVS turn-on of S1 and S4 at  t = 0, and (b) ZVS turn-on of S6 at  t = 0. Coss1-Coss4, 
CossD1-CossD4, and Coss5-Coss6 are the parasitic capacitances of transistors and diodes. 
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Fig. 11.  Operating waveforms of the proposed converter considering the deadtime and output capacitances of transistors and diodes. 
 
 
TABLE II 
REQUIRED MINIMUM CHARGE TO ACHIEVE ZVS FOR DIFFERENT SWITCH LEGS. 
Commu-
tation 
mode 
Current to 
achieve 
ZVS 
Output 
capacitor 
Initial capacitor 
voltage at t = 0 
Final 
capacitor 
voltage at t = 
td,p or td,s 
Absolute charge 
variation of a capacitor 
Charge 
variation of 
an HB/T-
type leg 
Minimum charge qreq 
for ZVS-ON of all 
switches 
Primary 
side ZVS 
(see Fig. 
9(a)) 
iLm and ip 
HB 
leg 1 
Coss1 Vin 0 VinCoss,P 
2VinCoss,P 
qreq,P = 2VinCoss,P 
Coss2 0 Vin VinCoss,P 
HB 
leg 2 
Coss3 0 Vin VinCoss,P 
2VinCoss,P 
Coss4 Vin 0 VinCoss,P 
Secondary 
side 
ZVS 
(see Fig. 
9(b)) 
iLr 
HB 
leg 3 
CossD1 0.5Vo – (1–g)Vcd0 0 [0.5Vo – (1–g)Vcd0]Coss,D [0.5Vo – (1–
g)Vcd0]Coss,D 
qreq,S = max{[0.5Vo –  
(1–g)Vcd0]Coss,D,  
-gVcd0 (2Coss,D + Coss,S)} 
CossD2 0.5Vo + (1–g)Vcd0 Vo [0.5Vo – (1–g)Vcd0]Coss,D 
T-
type 
leg 
Coss D3 0.5Vo + gVcd0 0.5Vo –gVcd0Coss,D 
–gVcd0(2Coss,D 
+ Coss,S) 
Coss D4 0.5Vo – gVcd0 0.5Vo –gVcd0Coss,D 
Coss5 0 0 0 
Coss6  –gVcd0 0 –gVcd0Coss,S 
 
    Primary-Side ZVS: The ZVS-on realization of S1 requires a complete charging of Coss1 and a complete discharging of Coss2 during 
the deadtime interval td,P, as shown in Fig. 10 (a) and Fig. 11. The total required charge qreq.P (see Table II) can be divided into 
qreq.P/2 within [0, td,m] and qreq,P/2 within [td,m, td,P], as illustrated in Fig. 11. Due to the high nonlinearity of the parasitic output 
capacitance with respect to the drain-source voltage, the current waveforms iLm and ip will not be distorted significantly during the 
deadtime interval [52]. 
    To achieve the complete charging and discharging of output capacitances, the charge provided by the currents iLm and ip (see Fig. 
11) during the deadtime interval [0, td,P] should satisfy 
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From (14), it is obtained that the inductors ratio m should be designed according to 
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    Secondary-Side ZVS: Before the output rectifier conducts, e.g., before t = 0 in Fig. 11, a capacitor network composed of CossD1-
CossD4 and Coss6 presents on the secondary side, as shown in Fig. 10 (b). By applying the Kirchhoff’s voltage and current laws to the 
capacitor network, the steady-state capacitor voltages (i.e., the voltages at t = 0), can be obtained as 
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Fig. 12.  Ranges of complete ZVS-on and incomplete ZVS-on for S5 and S6. The shaded area represents the range of incomplete ZVS-on, and the solid red line is 
the boundary between the complete and incomplete ZVS-on ranges. 
 
    The turn-on of S6 lags the turn-off of S2&S3 with a deadtime td,s = d,s / wr, and the turn-on of S5 lags the turn-off of S1&S4 with 
the same deadtime td,s = d,s / wr, as shown in Fig. 11. At t = td,s, the secondary-side capacitors reach new steady states with the final 
voltages showing in Table II. Then, the absolute charge variation of each capacitor and the minimum charge qreq,S required for the 
secondary-side ZVS-on can be obtained, as listed in Table II. To achieve the ZVS-on operation for the secondary transistors S5 and 
S6, the charge provided by the resonant current should be larger than the required one qreq,S, i.e., 
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Simplifying (18) yields the practical complete ZVS-on conditions for S5 and S6, i.e., 
 1 2 ,(1 cos ) [cos( ) cos( )] r req SA A q   (19) 
    If (19) is not satisfied, S5 and S6 will withstand incomplete ZVS-on. Nevertheless, the drain-source voltage of S5 and S6 is low, 
i.e., ≤ Vo/2. Therefore, the turn-on losses are not significant even operating under an incomplete ZVS-on condition. Based on (19), 
the areas for the complete ZVS-on and incomplete ZVS-on of S5 and S6 can be obtained, as shown in Fig. 12. It is seen that the 
incomplete ZVS-on occurs only when the quality factor Q (i.e., the load) is very low (e.g., Q < 0.007 at G = 2). 
D. Design Guidelines 
The flowchart of the design process for the main components of the proposed converter is shown in Fig. 13. Before the design, 
system specifications, e.g., the most possible PV voltage range, nominal output (dc-link) voltage, and maximum output power, are 
determined. Then, the voltage stresses of semiconductor devices and output capacitors can be obtained based on Table I. After that, 
the component parameters, e.g., output capacitances Co1-Co2, transformer turns ratio n, magnetizing inductance Lm, and resonant 
tank (Lr and Cr) can be determined. Subsequently, the current stresses of the main components can be calculated based on the 
mathematic models built in Sections II and III. Finally, the component selection and design optimization can be performed. 
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 Most probable PV voltage range Vin  [20 V, 40 V];
 Nominal output (dc-link) voltage Vo = 400 V;
 Maximum output power P = 250 W;
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Fig. 13.  Flowchart of the design process for the main components of the proposed converter. 
The parameter determination process is detailed as follows. 
1) Output (DC-Link) Capacitances 
The output capacitors of the proposed dc-dc converter also act as an energy buffer in the two-stage PV microinverter. The 
instantaneous feeding power to the grid contains a fluctuating power at twice the line frequency, whereas the PV output is dc power. 
Thus, the output (dc-link) capacitors are used to decouple the power mismatch. The electrical stresses over the dc-link capacitors 
can be calculated as [53] 
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where f0 represents the line frequency, P is the average power injected to the grid, the equivalent output (dc-link) capacitance Co = 
1/(1/Co1 + 1/Co2), ΔVo is the peak-to-peak ripple of the output voltage Vo, and ICo,rms is the RMS current flowing through the output 
(dc-link) capacitors. Considering a 6%-voltage ripple on the dc-link voltage, the required minimum capacitance output capacitance 
equals 83 F. In this design, two low-profile (height: 1.5 cm) 250-V 180-F electrolytic capacitors are adopted and connected in 
series. 
2) Transformer Turns Ratio n and Magnetizing Inductance Lm 
The transformer turns ratio n is determined by 
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n N N
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 (21) 
where Np and Ns are the numbers of primary and secondary winding turns. Considering the ranges of the voltage gain G (see Fig. 6) 
and the input voltage Vin (see Fig. 13), the transformer turns ratio n is chosen as 10. 
    For the magnetizing inductance Lm, it is used to assist the primary-side switches achieve the ZVS-on. A smaller Lm leads to a 
higher magnetizing current, thereby being beneficial to ZVS-on. However, the conduction loss will be increased due to the higher 
circulating current (i.e., magnetizing current). Therefore, the design principle of Lm is that it should be possibly large under the 
premise that the ZVS-on of S1-S4 can be achieved, as illustrated by (15). 
3) Resonant Inductance and Capacitance 
    As analyzed in Section III-B, a trade-off between the RMS currents and the resonant capacitor voltage ripple (or peak voltage) 
should be made for the design of the characteristic impedance Zr. Meanwhile, it is seen from Fig. 9 that the RMS current curves 
become flat when Zr exceeds a certain value (e.g., 175 ~ 225 ), which means that increasing Zr cannot further reduce the conduction 
losses. Therefore, the design of Lr and Cr follows 
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Solving (22) and considering the availability of resonant capacitors yield Lr = 34 H and Cr = 7.5 nF. 
 
IV. POWER LOSS MODELING AND DESIGN OPTIMIZATION 
A. Power Semiconductors 
1) Primary-Side Switches S1-S4 
    All the primary-side switches can achieve the ZVS-on and are turned off at the small peak magnetizing current ILm0. Therefore, the 
switching losses of the primary-side switches are small and can be neglected. The total conduction losses of the four switches S1-S4 
can be calculated as 
 214, 14, ,4 ( / 2)S con S on p rmsP R I   (23) 
where RS14,on is the on-state resistance of the primary-side switches S1-S4. 
As analyzed in Section III, the voltage stress of S1-S4 equals the input voltage Vin which is determined by the PV module properties 
(e.g., number of cells and material) and environmental conditions (i.e., solar irradiance and ambient temperature). In this paper, a 
maximum input voltage of 43 V is considered for the proposed converter, and thus, the 80-V eGaN FETs [54] from Efficient Power 
Conversion (EPC) Corporation are chosen for a sufficient voltage margin. The maximum RMS current flowing through S1-S4 is about 
14.1 / 2 10  A (see Fig. 9(b)). Considering the availability of 80-V GaN transistors, EPC2029 is finally selected for the 
implementation of S1-S4. 
2) Secondary-Side Switches S5-S6 
The voltage stress of the secondary-side switches S5-S6 is half of the output voltage Vo. The maximum output voltage is 430 V in 
this paper, and the maximum withstanding voltage of S5-S6 is about 215 V. Considering a 1.5-2 times voltage margin, the voltage 
rating of S5-S6 should be 322.5-430 V. However, the available voltage ratings of GaN transistors on the market were either below 200 
V or above 600 V when the PV microinverter was designed in 2017. To the best of our knowledge, the 350-V and 400-V GaN 
transistors [55], [56] has not been commercialized until 2018. 
For a series of GaN transistors with the same voltage rating, their current ratings and drain-source on-state resistances are achieved 
by employing different numbers of standard die units in parallel. For instance, the numbers of die units inside the 650-V GaN 
eHEMTs, GS66502B, GS66504B, GS66506T and GS66508B [57] are 2, 4, 6, and 8, respectively, as shown in Fig. 14(a). Their drain-
source on-state resistances are inversely proportional to the number of die units, whereas the parasitic input and output capacitances 
of a GaN transistor are proportional to the total die area. Thus, the lower the drain-source on-state resistance, the higher the parasitic 
input and output capacitances. In this case, the gate drive loss and incomplete ZVS loss [61] will be increased. For the proposed 
converter, the incomplete ZVS range of S5-S6 is very small, as indicated in Fig. 12. Hence, the conduction loss and cost are the main 
factors affecting the selection of GaN transistors. Fig. 14 (b) shows the market price of the 650-V GaN eHEMTs of GaN Systems. It 
can be seen that the price of a GaN transistor increases with respect to the number of die units inside. As mentioned before, the on-
state resistance and conduction loss can be reduced with a higher number of die units, but the implementation cost will be increased 
as well. Therefore, as a trade-off between the cost and the power conversion efficiency, GS66504B with Nunit = 4 is selected for S5 
and S6. 
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Fig. 14.  (a) Microscopy images of four 650-V GaN dies [58]; The total die area of GS66508P (12.3 mm2 [59]) is almost twice of GS66504B (6.1 mm2 [60]). (b) 
Market price of GaN Systems’ 650-V GaN eHEMTs with different numbers of die units; the survey was conducted at Mouser ElectronicsTM in 2017. 
       
Fig. 15. Double-pulse test on the GaN eHEMT GS66504B: (a) measured turn-off waveforms of GS66504B, (b) comparison between the measured turn-off energy 
loss and the energy stored in the output capacitance of GS66504B at Vds = 200 V. 
The secondary switches S5-S6 can achieve the ZVS-on operation, but are turned off with a relatively large current, as shown in Fig. 
4. Therefore, there may be an amount of turn-off losses if the turn-off speed is not fast enough. A double-pulse testing setup has been 
built up in order to explore the turn-off power losses of GS66504B devices. The turn-off waveforms at Vds = 200 V and Ids = 1.43 A 
are shown in Fig. 15(a). When the gate voltage Vgs falls to below the threshold voltage, the channel is cut off quickly, but the drain-
source voltage Vds has not significantly increased. Therefore, the drain-source current is diverted to the output capacitor of the GaN 
eHEMT, causing Vds to rise from 0 to 200 V. The measured turn-off energy loss is approximately equal to the energy stored in the 
(a)
Vgs
Vds
IL
Ids
Vds×Ids
(b)
output capacitor Coss, as shown in Fig. 15(b). It should be noted that the calculated turn-off energy loss Eoff (  Eoss) is not truly 
dissipated during the turn-off period. If the switch is subsequently turned on under hard switching, then the energy stored in the output 
capacitor Coss, i.e., Eoss, will be dissipated on the channel. However, the switch in this converter can achieve the ZVS-on, which means 
that the energy stored in the output capacitor is transferred instead of being dissipated. Therefore, for the proposed converter, the 
secondary-side switches implemented with GaN HEMTs can achieve a quasi-lossless turn-off. 
    For the conduction loss of S5-S6, it can be calculated as 
 256, 56, 56,2S con S on S rmsP R I  (24) 
where RS56,on is the on-state resistance of S5 and S6, and IS56,rms is the RMS current flowing through S5 and S6. 
3) Secondary-Side Rectifier Diodes 
    The rectifier diodes D1-D4 are operating in the discontinuous conduction mode (DCM), and theoretically, the ZCS-off can be 
achieved for D1-D4, as shown in Fig. 4. In practice, however, the ZCS condition (i.e., iLr(a) = 0) cannot be always guaranteed due to 
the resonance of the parasitic output capacitors of rectifier diodes, resonant capacitor Cr, and series inductor Lr. If D1-D4 are 
implemented with silicon ultrafast recovery diodes, the reverse recovery losses will be high at the 1-MHz switching frequency despite 
of a quasi-ZCS operation. Hence, four 600-V SiC Schottky diodes, C3D02060E, are utilized in order to ensure a negligible reverse 
recovery loss at the 1-MHz switching frequency. 
    The conduction loss of the rectifier diodes can be calculated as 
 2 2, 12, 34, 12, 34,2( ) 2( )D con D avg D avg F D rms D rms DP I I V I I R   (25) 
where VF and RD are the voltage drop at the zero current and the resistance of the diode, respectively; ID12,avg and ID34,avg represent 
the average currents of D1-D2 and D3-D4, respectively; and ID12,rms and ID34,rms denote the RMS currents of D1-D2 and D3-D4, 
respectively. 
B. Magnetic Components 
 
Fig. 16.  Power loss density of ML91S material under sinusoidal excitation. 
Planar transformers and inductors are used in this research, and the magnetic core material is ML91S from Hitachi Metal, which 
has the lowest core loss density at the 1-MHz frequency among all available materials [46], [47]. Fig. 16 presents the power loss 
density data of the ML91S material under the sinusoidal excitation. With curve fitting, its Steinmetz parameters k, α and β can be 
obtained, as shown in Fig. 16. 
    For the proposed converter, the magnetic cores are excited with nonsinusodial voltages, and therefore, the core loss density can 
be calculated with the improved generalized Steinmetz equation (iGSE) [62] 
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    The ac resistance of the winding increases dramatically with respect to the frequency due to the skin effect and proximity effect, 
and it can be calculated with the Dowell equation [63], [64]: 
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where / sh , h is the thickness of PCB traces,  s is the skin depth of the conductor, and m is a magnetomotive force (MMF) 
ratio 
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in which F(0) and F(h) are the MMFs at the borders of a layer. The winding loss calculation requires the RMS values of the 
harmonics of the resonant current iLr. Therefore, the resonant current is expanded based on Fourier series, as shown in the Appendix. 
1) Transformer 
    For the transformer in the proposed converter, applying the Faraday’s law to (26) yields a simplified core loss density equation: 
 (2 ) inv i s
p e
V
P k f
N A
  (30) 
where Np is the number of primary turns, and Ae is the effective sectional area of the magnetic core. 
The planar core ER32/6/25 and 2-layer PCB windings (70-m copper thickness for each layer) are adopted to fabricate the 
transformer. For the PCB winding layout, three arrangements are explored, as illustrated in Fig. 17. As can be seen, different winding 
arrangements lead to different MMF distributions, which affect the ac resistance and power loss of windings. Compared with the 
non-interleaving (see Fig. 17(a)) and interleaving (see Fig. 17(b)) winding arrangements, the arrangement 0.5P-S-P-S-0.5P (see Fig. 
17(a)) enables the minimum MMF ratio for windings, and therefore the ac resistance can be reduced. In addition to the power loss, 
the intra- and inter-winding capacitances of planar transformers will affect the converter operation, and they should be controlled 
as low as possible for the proposed converter. It is proved in [65] and [66] that the arrangement 0.5P-S-P-S-0.5P can achieve the 
minimum stray capacitance while maintaining the lowest resistance. 
Fig. 18 shows the calculated power losses of the planar transformers with different winding arrangements and different numbers 
of primary turns Np. As can be seen, the winding arrangement 0.5P-S-P-S-0.5P can achieve the minimum power losses compared 
with the other two arrangements. From Fig. 18, it can also be observed that with the increase of the number of primary turns Np, the 
core loss decreases, whereas the winding loss rises due to the increased resistance. The case when Np = 2 allows the transformer to 
achieve the minimum power loss. 
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Fig. 17.  MMF distribution of different winding arrangements in the case of Np = 2: (a) non-interleaving winding arrangement: P-P-S-S, (b) 
interleaving winding arrangement: P-S-P-S, (c) 0.5P-S-P-S-0.5P. ‘P’ represents the primary winding and ‘S’ denotes the secondary winding. 
(a)                                                                                   (b)                                                                                  (c)  
Fig. 18.  Calculated power losses of planar transformers with different winding arrangements and different numbers of primary turns Np: (a) non-
interleaving winding arrangements: P-S for Np = 1, P-P-S-S for Np = 2, P-P-P-S-S-S for Np = 3, (b) interleaving winding arrangement: P-S for Np 
= 1, P-S-P-S for Np = 2, P-S-P-S-P-S for Np = 3, (c) 0.5P-S- 0.5P for Np = 1, 0.5P-S-P-S-0.5P for Np = 2, 0.5P-S-P-S-P-S-0.5P for Np = 3. 
2) Resonant Inductor 
    The voltage across the resonant inductor can be obtained as 
 ( ) ( ) ( ) ( )Lr ab cd Crv t v t v t v t   (31) 
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Fig. 19.  Positions of the peak resonant current ILr,pk in different operating conditions: (a) 0   < /2  δ, (b) /2  δ   < /2, (c) /2    . 
 
Fig. 20.  Calculated power losses of planar inductors with different numbers of turns NLr. 
    Substituting (8) and (10) into (31) yields vLr over half a switching cycle [0 ], i.e., 
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where 
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    For the magnetic flux density swing of the resonant inductor, it is related to the peak resonant current, which has three different 
cases, as illustrated in Fig. 19. Then, the flux density swing can be obtained as 
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where 1 1 / rA r Z , 
2 2
2 2 ,( / )r LrA r Z I , 2 2arctan[( / ) / ]rr Z A , and , 1( / )sinLr rI r Z . The core loss can 
be subsequently calculated based on (26). 
The magnetic core ER26/6/15 and 2-layer PCB windings (70-m copper thickness for each layer) are used to implement the 
planar resonant inductor. The calculated power losses of planar inductors with different numbers of turns NLr are shown in Fig. 20. 
It is seen that NLr = 12 enables the inductor to achieve the minimum power loss. 
C. Capacitors 
  The power losses in capacitors are generally composed of dielectric losses and thermal losses [67]. The dielectric losses associated 
with the cycle of charging and discharging of dielectrics are calculated as 
 0 tanCd r Cr sP C V f  (35) 
where tan δ is the dielectric loss factor of the chosen capacitor. 
  The thermal losses are derived as 
 2 ,Cth e Lr rmsP R I  (36) 
where Re is the equivalent series resistance of the resonant capacitor Cr. 
 
V. CONTROL STRATEGY, MODULATION IMPLEMENTATION, AND EXPERIMENTAL VERIFICATIONS 
A. Control Strategy 
Depending on the PV panel properties and the environmental conditions (i.e., the solar irradiance and ambient temperature), the 
PV output voltage and power at the maximum power points (MPPs) may change significantly. Fig. 21 depicts a typical operation 
profile, i.e., the maximum power with respect to the input voltage, for PV microinverter systems. In this case, the maximum power 
Pmax is 250 W when Vin is within [25 V, 38 V], but Pmax declines when Vin is out of this range. Six operating points are identified, as 
shown in Table III. 
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Fig. 21.  Operation profile of the PV microinverter with fixed and variable DC-link voltage control schemes. The profile of the PV output power PPV is determined 
by different PV panels as well as the environmental conditions (i.e., the solar irradiance and ambient temperature). 
 
Table III 
IDENTIFIED SIX OPERATING POINTS WITH FIXED AND VARIABLE DC-LINK VOLTAGE CONTROL STRATEGIES 
Operating 
point 
PV voltage 
VPV 
PV power 
PPV 
DC-link voltage Vo  
under the variable DC-link voltage control 
DC-link voltage Vo  
under the fixed DC-link voltage control 
A 17 V 170 W 340 V NaN 
B 25 V 250 W 340 V 400 V 
C 30 V 250 W 340 V 400 V 
D 34 V 250 W 340 V 400 V 
E 38 V 250 W 380 V 400 V 
F 43 V 200 W 430 V NaN 
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Fig. 22. Control diagram of the proposed dc-dc converter with two operation modes: output (dc-link) voltage regulation or MPPT. 
In the PV microinverter systems (see Fig. 1), the dc-link voltage can be regulated either by the front-end dc-dc stage or by the 
dc-ac inverter stage. If the MPPT is implemented with the dc-dc stage, then the dc-link voltage will be regulated by the inverter 
stage, and vice versa. However, it is not necessary to always keep the DC-link voltage constant. In this paper, a variable DC-link 
voltage control is proposed, as shown in Fig. 21. When the input PV voltage Vin is lower than 34 V, the dc-link (output) voltage will 
be always regulated to 340 V; however, when Vin is higher than 34 V, then the dc-link (output) voltage reference will rise with the 
increase of Vin. Thus, the input voltage range can be extended from [20 V, 40 V] with the conventional fixed dc-link voltage control 
to [17 V, 43 V] with the new control. In the meanwhile, the RMS currents under the variable dc-link voltage control are also reduced 
which is beneficial to efficiency improvement. 
As aforementioned, the proposed dc-dc converter can be controlled either to achieve the MPPT of the PV panel or to regulate the 
dc-link voltage. In order to demonstrate the feasibility of the proposed converter in both cases, a flexible control scheme is applied, 
as shown in Fig. 22. If operation mode 1 is enabled, the proposed dc-dc converter will be connected to a PV simulator and it will 
be controlled to achieve the MPPT; if operation mode 2 is selected, then the proposed converter will be powered by a dc power 
supply and it will be used to regulate the output voltage to the reference Vo,ref. 
B. Modulation Implementation 
    Two enhanced pulse width modulator (ePWM) peripherals of TMS320F28075 digital signal processor (DSP), i.e., ePWM1 and 
ePWM2, are utilized, and their output signals are EPWM1A/EPWM1B and EPWM2A/EPWM2B, respectively. EPWM1A and 
EPWM1B are the gate signals of S1&S4 and S2&S3, respectively. EPWM2A and EPWM2B are used to control S5 and S6, respectively. 
Each time-base counter CTR of the ePWM modules is running in the count-up-and-down mode, and the period registers of ePWM1 
and ePWM2 are the same. The dead time of EPWM1A (S1&S4) and EPWM1B (S2&S3) is achieved by using the dead-band 
submodule of ePWM1. There is a phase shift PHS2 between the two counters (CTR2 and CTR1) of ePWM2 and ePWM1. The phase 
shift is used to generate the turn-on delay of S5 and S6 with respect to the turn-off events of S1&S4 and S2&S3, as indicated by d,s in 
Fig. 11. 
    The values of the period registers PRD1 and PRD2 are determined by 
 1 2 / (2 )s cpuPRD PRD f f  (37) 
where fcpu is the clock frequency of the microcontroller. For the two counter-compare registers CMP2A and CMP2B, their values 
and actions generated by the “CTR2 = CMP2A/B” event are different in two cases: 
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The modulation scheme enable the converter control variable, i.e., the phase shift , to be adjusted from 0 to . 
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Fig. 23.  Modulation waveforms based on TMS320F28075 DSP (a)  > d,s, (b)    d,s. PRD1 and PRD2 represent the period registers of the two ePWM modules 
(ePWM1 and ePWM2), PHS2 is the phase register of ePWM2, CMP2A and CMP2B are the counter-compare A and B registers of ePWM2. CAU indicates the 
event when the counter CTR2 equals the active CMP2A resister and CTR2 is incrementing. CAD indicates the event when the counter CTR2 equals the active 
CMP2A resister and CTR2 is decrementing. CBU indicates the event when the counter CTR2 equals the active CMP2B resister and CTR2 is incrementing. CBD 
indicates the event when the counter CTR2 equals the active CMP2B resister and CTR2 is decrementing. Z and P represents the events when the counter equals 
zero and the period, respectively. 
C. Experimental Verifications 
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Fig. 24.  Photo of the PV microinverter prototype. 
TABLE IV 
PARAMETERS OF THE CONVERTER PROTOTYPE 
Parameters Values 
Input voltage VinN 17-43 V 
Nominal input voltage VinN 34 V 
Most probable PV (input) voltage range 20-40 V 
Output voltage Vo 340-430 V 
Rated power PN 250 W 
Transformer turns ratio n = Ns : Np 10 
Magnitizing inductance Lm 152 H 
Resonant inductor Lr 34 H 
Resonant capacitor Cr 0.75 nF 
Switching frequency fs 1 MHz 
Primary-side switches S1-S4 eGaN FET, EPC2029 
Rds,on = 3.2 m 
Secondary-side switches S5-S6 GaN eHEMT, GS66504B 
Rds,on = 100 m 
Rectifier diodes D1-D4 SiC Schottky Diode, C3D02060E 
DC-link capacitors Co1& Co2 LGJ2E181MELB15, 180 F/250 V 
 
A 250-W converter prototype with the dimension of 14.8 cm  9.8 cm  2 cm has been built up, as shown in Fig. 24. The detailed 
parameters are listed in Table IV. The steady-state performance at the six operating points (see Table III) are shown in Fig. 25. As 
can be seen, the steady-state waveforms are in close agreement with the theoretical analysis in Section II. 
As stated in Section V-A, there are two control options for the dc-dc stage in microinverter applications, i.e., the dc-dc converter 
can be used either to achieve the MPPT or to regulate the dc-link voltage. Fig. 26 presents the dynamic experimental waveforms of 
the proposed converter with the output voltage closed-loop control (i.e., operation mode 2 is enabled in Fig. 22). As can be seen, 
the output voltage Vo can be regulated to the reference being 340 V after the load changes. A good dynamic performance is achieved: 
the transition time is less than 10 ms and the voltage overshoot and undershoot are quite small, i.e., less than 5 V. 
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Fig. 25.  Steady-state performance of the proposed converter under different conditions (see Fig. 21 and Table III): (a) operating point A: Vin = 17 V, Vo = 340 V, 
Po = 170 W; (b) operating point B: Vin = 25 V, Vo = 340 V, Po = 250 W; (c) operating point C: Vin = 30 V, Vo = 340 V, Po = 250 W; (d) operating point D: Vin = 34 
V, Vo = 340 V, Po = 250 W; (e) operating point E: Vin = 38 V, Vo = 380 V, Po = 250 W; (f) operating point F: Vin = 43 V, Vo = 430 V, Po = 220 W. 
Then, the MPPT control mode (i.e., operation mode 1 in Fig. 22) is selected for the proposed dc-dc converter, and the experimental 
dynamic performance is tested, as shown in Fig. 27. It is seen that the proposed converter with the MPPT control enables the PV 
simulator to track its maximum power points under different conditions. 
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Fig. 26. Transient performance of the proposed converter with the output voltage closed-loop control (the input voltage Vin = 30 V and the output voltage reference 
Vo_ref = 340 V): (a) transition between P = 250 W and P = 125 W, (b) zoomed-in waveforms at P = 250 W, (c) zoomed-in waveforms at P = 125 W. 
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Fig. 27. Measured PV MPPT waveforms of the proposed converter powered by a PV simulator. At t = 2 s, the PV simulator is connected with the converter 
prototype, and the PV simulator operates at its maximum power point being 250 W after a short transition; at t = 5 s, the maximum power of the PV simulator 
steps to 125 W, and the MPPT controlled converter allows the PV simulator to track its maximum power point at 125 W. 
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Fig. 28.  Soft-switching waveforms of the proposed converter at different operating points: (a) operating point A: Vin = 17 V, Vo = 340 V, Po = 170 W; (b) 
operating point B: Vin = 25 V, Vo = 340 V, Po = 250 W; (c) operating point E: Vin = 38 V, Vo = 380 V, Po = 250 W; (d) operating point F: Vin = 43 V, Vo = 430 V, 
Po = 200 W. 
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
25 50 75 100 125 150 175 200 225 250 275
E
ff
ic
ie
n
c
y
(%
)
PV power (W)
Vin = 17 V Vin = 25 V
Vin = 30 V Vin = 34 V
Vin = 38 V Vin = 43 V
83
84
85
86
87
88
89
90
91
92
93
94
95
96
25 50 75 100 125 150 175 200 225 250 275
E
ff
ic
ie
n
cy
 (
%
)
PV power (W)
Vin = 25 V, Vo = 340 V
Vin = 25 V, Vo = 400 V
Vin = 34 V, Vo = 340 V
Vin = 34 V, Vo = 400 V
Vin = 38 V, Vo = 380 V
Vin = 38 V, Vo = 400 V
(a)                                                                                           (b)  
Fig. 29. Measured efficiency of the converter prototype: (a) efficiency curves at different input voltages with the variable dc-link voltage control; (b) efficiency 
comparison between the variable and fixed dc-link voltage control schemes; solid lines represent the efficiencies with the variable dc-link voltage control and 
dashed lines are the results with the fixed dc-link voltage control. 
The soft-switching performance of the proposed converter is tested at different operating points, as shown in Fig. 28. Due to the 
symmetry of the topology and the modulation scheme, only the waveforms of S4 and S6 are given. As can be seen, the drain-source 
voltage has fallen to zero before the corresponding gate-source voltage rises to its threshold voltage. That is, the antiparallel diode 
conducts before the gate signal is applied. Thus, the ZVS-on is achieved, leading to a negligible turn-on loss for the switches. 
The measured efficiency curves of the proposed converter with the variable dc-link voltage control (see Fig. 21) at different input 
voltages are shown in Fig. 29(a). As can be seen, peak efficiencies over 95% are achieved for a wide input voltage range, i.e., Vin = 
25 V, 30 V, 34 V, 38 V and 43 V. The measured full-load (250-W) efficiency increases with respect to the input voltage. This is 
due to the fact that the RMS currents and conduction losses reduce as the input voltage rises. When the proposed converter is 
controlled to have a constant dc-link (output) voltage 400 V, the efficiency is measured at different input voltages Vin = 25 V, 34 V 
and 38 V, as shown in Fig. 29(b). It can be seen that the variable dc-link voltage control enables a significant efficiency improvement 
for the proposed converter. Moreover, the proposed variable dc-link voltage control allows the converter to cope with a more wide 
input voltage range Vin [17 V, 43 V] than the conventional fixed dc-link voltage control (Vin [20 V, 40 V]). 
    The power losses of the main components are calculated at different input voltages and control schemes, as shown in Fig. 30. 
Overall, the power semiconductors devices (S1-S4, S5-S6, D1-D4) and magnetic components (transformer Tx and resonant inductor 
Lr) represent the major power loss sources. The power losses of S1-S4, S5-S6, D1-D4 and Lr decline with respect to the increase of Vin, 
whereas the power loss of Tx rises due to the increased core loss at a higher input voltage Vin. Meanwhile, it is seen from Fig. 30 
that the power losses of D1-D4 become higher with the variable dc-link voltage control; it is because D1-D4 suffer from a higher 
rectifier current in comparison with the fixed dc-link voltage (Vo = 400 V) control. Nevertheless, the new control scheme enables 
to reduce the power losses of other main components S1-S4, S5-S6, Tx, and Lr. Therefore, higher power conversion efficiencies can 
be achieved for the proposed converter. 
(a)                                                                                         (b)                                                                                          (c)  
Fig. 30. Power loss breakdown of the proposed converter with different input voltages and control schemes. (a) Vin = 25 V, P = 250 W. (b) Vin = 34 V, P = 250 W. 
(c) Vin = 38 V, P = 250 W. 
VI. CONCLUSION 
In this paper, a new dual-mode rectifier based series resonant dc-dc converter is proposed for PV microinverter applications. The 
modulation, operation principles, and key characteristics are analyzed. A detailed power loss modeling and design optimization of 
main components are performed, and a variable dc-link voltage control scheme is introduced to the proposed converter. A 1-MHz 
250-W converter prototype is tested and the experimental results have verified the theoretical analysis. The proposed converter with 
the variable dc-link voltage control can cope with a wide input voltage range, e.g., from 17 V to 43 V. The active switches and 
diodes can achieve ZVS-on and ZCS-off, respectively. Compared with the conventional constant dc-link voltage control, the 
proposed variable dc-link voltage control enables a remarkable efficiency improvement. High power conversion efficiencies (peak 
efficiency = 95.5 %) can thus be achieved over the wide input voltage range from 17 V to 43 V, as tested on the 250-W prototype. 
Therefore, the proposed topology is a promising converter candidate for PV microinverter systems. 
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APPENDIX 
    The secondary and primary transformer RMS currents are expressed as 
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where . 
    The resonant current in (8) and (10) can be expanded into its Fourier series: 
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Then, the RMS value of the nth harmonic of the resonant current can be obtained as 
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Abstract—This paper proposes a new series resonant DC-DC 
converter with four configurable operation states depending on 
the input voltage and output voltage levels. It suits well for the DC-
DC stage of grid-connected photovoltaic (PV) systems with a wide-
input voltage range and different grid voltage levels, i.e., 110/120 
V and 220/230/240 V. The proposed converter consists of a dual-
bridge structure on the primary side and a configurable half- or 
full-bridge rectifier on the secondary side. The root-mean-square 
(RMS) currents are kept low over a fourfold voltage-gain range; 
The primary-side MOSFETs and secondary-side diodes can 
achieve zero-voltage switching (ZVS) on and zero-current 
switching (ZCS) off, respectively. Therefore, the converter can 
maintain high efficiencies over a wide voltage gain range. A fixed-
frequency pulse width modulated (PWM) control scheme is 
applied to the proposed converter, which makes the gain 
characteristics independent of the magnetizing inductance and 
thereby simplifies the design optimization of the resonant tank. 
The converter topology and operation principle are first described. 
Then the characteristics, i.e., the dc voltage gain, soft-switching, 
and RMS currents, are detailed before a performance comparison 
with conventional resonant topologies is carried out. Furthermore, 
the design guidelines of the proposed converter are also presented. 
Finally, the experimental results from a 500-W converter 
prototype verify feasibility of the proposed converter. 
Index terms—DC-DC converter, series resonant converter, 
reconfigurable structure, wide input voltage range, configurable 
output voltage. 
I. INTRODUCTION 
The deployment of renewable energies, e.g., photovoltaic 
(PV) and fuel cell, are becoming increasingly popular around 
the worldwide. For instance, in 2016, the growth in solar PV 
capacity was larger than any other form of generation; since 
2010, costs of new solar PV have come down by 70% [1]. 
In literature, many different power conversion structures can 
be found for the grid-connected renewable system, e.g., the 
single-stage conversion, the two-stage conversion with a 
pseudo dc-link, and the two-stage conversion [2]-[5]. Fig. 1 
shows the typical structure of a two-stage grid-connected 
renewable energy system [2]-[5]. Conventionally, the galvanic 
isolation between the renewable energy source and the grid is 
achieved by placing a bulky line-frequency transformer at the  
DC-DC 
Converter
Inverter
DC Link
170-200 VDC 
340-400 VDC
110/120 VRMS 
220/230/240 VRMS
e.g., PV
AC Grid
 
Fig. 1. Structure of a two-stage grid-connected renewable energy 
system [2]-[5]. 
output of the inverter. In medium and low power applications, 
it has become a trend to include the isolation transformer in the 
high-frequency dc-dc stage or inverter stage. This way, the 
isolation transformer volume can be shrunk significantly, and it 
can also help to eliminate the leakage current of PV panels [3], 
[4]. 
Renewable energy sources, e.g., PV and fuel cell, feature a 
wide range of output voltage. Thus, the interface dc-dc 
converter should be capable of maintaining high efficiency over 
a wide input voltage range [6]-[7]. Meanwhile, there are two 
different mains voltage levels, e.g., 110 V/120 V and 220 V/ 
230 V/240 V, in different countries [8]. When connecting to a 
220/230/240-V grid, the inverter typically has a dc-link voltage 
of 340-400 V. However, for a 110/120-V grid, it is preferable 
that the dc-link voltage is halved, i.e., 170-200 V; this way, the 
reduced voltage and increased modulation index could help to 
minimize the switching loss and output current harmonics of the 
inverter [9], [10]. Therefore, the dc-dc converter should also be 
able to configure its output voltage flexibly, e.g., either 340-400 
V or 170-200 V.  
Traditional forward/flyback converters with snubbers are 
simple in topology, but the voltage stress of the primary 
switches is high and thus low-voltage MOSFETs with low on-
resistances cannot be used [6], [11], [12]. In the phase-shift full-
bridge dc-dc converter, the primary switches can achieve zero-
voltage-switching (ZVS); however, it suffers from great 
challenges when operating in a wide voltage gain range, e.g., 
the narrow ZVS range for the lagging leg switches, duty cycle 
loss, large circulating current, and voltage spikes across the 
output diodes [13], [14]. 
Since 2003, the LLC resonant converter has gained an 
increasing attention and has been widely adopted by industries 
 
 
due to its excellent performance in efficiency and power density 
[15]-[17]. Nevertheless, it is not able to handle a wide range of 
input voltage; otherwise, the switching frequency variation will 
be considerably large, and the transformer size and the 
conduction loss will increase significantly [18], [19]. In order 
to extend the input voltage range, many hybrid control schemes 
and resonant circuit topologies have been proposed [20]-[24]. 
In [20], a hybrid control combining the pulse-frequency 
modulation (PFM) and phase-shift pulse-width modulation (PS-
PWM) is employed to the full-bridge LLC resonant converter; 
the efficiency performance is improved over a wide input range, 
but the control complexity is increased significantly as well. In 
[21], the bidirectional switch is added to the secondary resonant 
tank of a full-bridge series resonant dc-dc converter, whereas in 
[22], a bidirectional switch is placed on the primary side to form 
a dual-bridge LLC resonant converter. The full-bridge diode 
rectifier of resonant converters is replaced with a semi-active 
rectifier in [23]-[24]. All the modified topologies can deal with 
a wide range of input voltage while maintaining high efficiency; 
however, it is still difficult to configure their output voltage over 
a wide range. 
Thanks to the electric vehicle industry boom, an increasing 
number of wide-output dc-dc converters emerge for battery 
chargers [25]-[30]. Most of the topologies are modified LLC 
resonant converter by altering the structures of the resonant tank 
[27], [28] or the output rectifier [29], [30]. This way, high 
efficiencies can be maintained over a wide output voltage range. 
However, the input voltages in [25]-[30] are fixed, and these 
topologies may not maintain high efficiencies when dealing 
with both wide-input and wide-output voltages. 
The main contribution of this paper is that a structure-
reconfigurable series resonant dc-dc converter which enables 
wide-input and configurable-output voltages, is proposed [31]. 
Both the primary-side inverter unit and secondary-side rectifier 
unit have two structures, and thus four structure combinations 
can be obtained. The reconfigurability enables the proposed 
converter with a fixed-frequency pulse-width modulation 
(PWM) scheme to achieve low conduction losses over a 
fourfold voltage gain range (from 0.5 to 2). Moreover, the 
primary switches and secondary switches/diodes can achieve 
ZVS-on and zero-current-switching (ZCS) off, respectively. As 
a result, this converter is able to maintain high efficiencies over 
a wide input voltage range and at two configurable output 
voltages. The proposed structure-reconfigurable SRC can be a 
good candidate for both 110/120-V and 220/230/240-V grid-
connected renewable energy systems. 
II. OPERATION PRINCIPLE OF THE PROPOSED CONVERTER 
A. Topology and Operation Modes 
The proposed universal series resonant dc-dc converter is 
shown in Fig. 2 [31]. Compared with the conventional full-
bridge series resonant converter, two low-voltage switches S5 
and S6 are inserted between the midpoints N and b, and the 
rectifier diode Do2 is replaced with a low-frequency switch So2. 
The voltage stress of S5 and S6 is only half of the input voltage, 
i.e., Vin/2. 
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Fig. 2. Schematic of the proposed series resonant dc-dc converter. 
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Fig. 3. Four structures in the proposed converter: (a) full-bridge inverter unit on 
the primary side; (b) symmetrical half-bridge inverter unit on the primary side; 
(c) full-bridge rectifier unit on the secondary side; (d) asymmetrical half-bridge 
rectifier (voltage doubler) unit on the secondary side. 
There are four configurable structures in the proposed 
converter, as illustrated in Fig. 3. When S5 and S6 are turned off, 
the primary-side switches S1–S4 form a full-bridge inverter unit; 
when S5 and S6 are kept on and S3 and S4 are turned off, the two 
switches S1–S2 and the input capacitor Cin1–Cin2 constitute a 
symmetric half-bridge inverter unit on the primary side. Thus, 
the amplitude of the voltage across the primary transformer 
winding, uab, can be multi-level, i.e., Vin, Vin/2 and 0. For the 
proposed converter, the magnetizing current is used to 
charge/discharge the parasitic capacitances of primary-side 
MOSFETs such that a complete ZVS-on can be achieved. To 
avoid an over-low peak magnetizing current and an incomplete 
ZVS-on, the voltage level of uab being 0 is not preferable. Thus, 
a two-level (±Vin and ±Vin/2) resonant tank voltage uab is 
generated by adopting a fixed-frequency PWM scheme, as 
illustrated in Fig. 4. With this modulation, both the full-bridge 
inverter state and the symmetrical half-bridge inverter state 
occur on the primary side during each half switching cycle (see 
Fig. 4). 
With regard to the secondary-side structures, when So2 is 
turned off, a full-bridge rectifier occurs and the output voltage 
Vo is equal to the amplitude of ucd; however, when So2 is kept in 
the on state, an asymmetrical half-bridge rectifier, i.e., a voltage 
doubler, can be formed and thus, the output voltage Vo is double 
of the AC amplitude of ucd. This implies that a low-voltage (LV) 
or high-voltage (HV) output can be configured flexibly by 
turning off or turning on So2. Therefore, the two operation states 
are termed as the LV output mode and HV output mode, 
respectively. 
The key waveforms of the proposed converter in the two 
operation modes are shown in Fig. 4. It can be noticed that the  
 
 
 
Fig. 4. Key waveforms of the converter operating in (a) the low-voltage (LV) output mode and (b) high-voltage (HV) output mode, where the output rectifier unit is 
configured as a full-bridge rectifier and an asymmetrical half-bridge rectifier (voltage doubler), respectively. 
main difference between the two operation modes lies in the two 
voltage waveforms ucd and uCr. In comparison with the LV 
output mode, there is a voltage offset of Vo/2 for uCr and uo in the 
HV output mode. The output voltage in the HV output mode is 
double of that in the LV mode. Furthermore, both the current 
ripple frequency and amplitude of the output capacitor Co are 
halved in the HV output mode, leading to an equal output voltage 
ripple in both modes. 
B. Operation Principle 
To simplify the analysis, the voltages and currents are 
normalized based on 
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The quality factor Q  is defined as 
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The voltage gain G  is defined as 
 / ( )o inG V nV   (3) 
1) Low-Voltage Output Mode 
In the LV output mode, the secondary-side switch So2 is kept 
off, but its anti-parallel diode Do2 is used to form a full-bridge 
rectifier with other three output diodes Do1, Do3, Do4. The 
voltage ripple across the resonant capacitor in this mode can be 
obtain by applying the ampere-second balance principle 
 CrV GQ  (4) 
The initial resonant voltage equals to the valley voltage, i.e., 
 0 / /2 2Cr CrV V GQ   (5) 
Neglecting the deadtime, six stages can be identified over a 
switching cycle. Due to the symmetry of operation, only the 
first three stages over the first half switching cycle [0, ] are 
detailed. 
    Stage I [0, ] (see Figs. 4(a) and 5(a)): S6 has been 
conducting before S2 and S5 are turned off at  = 0. The negative 
magnetizing current iLm begins to charge/discharge the output 
parasitic capacitors of S1-S5, i.e., Coss1-Coss5, such that S1 and S4 
can achieve ZVS-on. At this stage, the voltage across the 
transformer, uab, equals to the input voltage Vin, and the inductor 
current iLr rises sinusoidally from 0. The output diodes Do1 and 
Do4 are conducting, and the resonant tank voltage ucd equals to 
Vo. Thus, the normalized mathematic equations for the resonant 
tank can be expressed as 
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Fig. 5. Equivalent circuit of each switching state in the LV output mode: (a) 
Stage I [0, ]; (b) stage II [, a]; (c) stage III [a,  ]; (d) stage IV [, +]; (e) 
stage V [+, +a]; (f) stage VI [+a, 2]. 
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where 1 01 Crr G V , and the inductors ratio 
/m rm L L . 
Stage II [, a] (see Figs. 4(a) and 5(b)): At  = , the 
switch S4 is turned off, and thus the positive transformer current 
ip charges/discharges Coss3-Coss5 such that S5 achieves ZVS. 
During this stage, the transformer voltage uab equals to half of 
the input voltage, i.e., uab = Vin/2. Thus, the inductor current iLr 
(a)   
(b)
(c) 
T
S3
S4
S1
S2
1:n
Vin
iLr
uab
Iin


a
b
Do1
Io
ucd
c
d
ip
Cin1
Cin2
S6S5
N
Lr
CoCr
Lm
iLm
So2
Do3
Do4
T
S3
S4
S1
S2
1:n
Vin
iLr
uab
Iin


a
b
Do1
Io
ucd
c
d
ip
Cin1
Cin2
S6S5
N
Lr
CoCr
Lm
iLm
So2
Do3
Do4
T
S3
S4
S1
S2
1:n
Vin
iLr
uab
Iin


a
b
Do1
Io
ucd
c
d
ip
Cin1
Cin2
S6S5
N
Lr
CoCr
Lm
iLm
So2
Do3
Do4
T
S3
S4
S1
S2
1:n
Vin
iLr
uab
Iin


a
b
Do1
Io
ucd
c
d
ip
Cin1
Cin2
S6S5
N
Lr
CoCr
Lm
iLm
So2
Do3
Do4
T
S3
S4
S1
S2
1:n
Vin
iLr
uab
Iin


a
b
Do1
Io
ucd
c
d
ip
Cin1
Cin2
S6S5
N
Lr
CoCr
Lm
iLm
So2
Do3
Do4
T
S3
S4
S1
S2
1:n
Vin
iLr
uab
Iin


a
b
Do1
Io
ucd
c
d
ip
Cin1
Cin2
S6S5
N
Lr
CoCr
Lm
iLm
So2
Do3
Do4
(d)   
(e)
(f) 
Ro
Ro
Ro
Ro
Ro
Ro
 
Fig. 6. Equivalent circuit of each switching state in the HV output mode: (a) 
Stage I [0, ]; (b) stage II [, a]; (c) stage III [a,  ]; (d) stage IV [, +]; (e) 
stage V [+, +a]; (f) stage VI [+a, 2]; 
decreases sinusoidally. The output diodes Do1 and Do4 are still 
conducting, and the voltage ucd still equals to Vo. The 
normalized mathematic equations for the resonant tank can be 
expressed as 
2
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where 2 1 / 2 ( )Crr G V . 
Stage III [a, ] (see Figs. 4(a) and 5(c)): The inductor 
current iLr decreases to 0 at  = a, and the rectifier diodes Do1 
 
 
and Do4 turn off with ZCS. Due to the unidirectionality of 
diodes, reverse resonance is not possible. Thus, both the 
resonant inductor current and the resonant capacitor voltage are 
kept unchanged. However, the magnetizing inductor is excited 
by uab, and therefore iLm increases linearly, i.e., 
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During all the operation stages, the primary transformer 
current ip can be always expressed as 
 p Lr Lmi i i   (9) 
2) High-Voltage Output Mode 
In the HV output mode, the secondary-side switch So2 is kept 
in the on state. The voltage ripple across the resonant capacitor 
can be calculated as 
 / 2CrV GQ   (10) 
The voltage offset for the capacitor VCr_dc is half of the 
output voltage. Thus, its normalized initial resonant voltage is 
0 _ / 2 / 4/ 2Cr Cr dc CrV V V G GQ  (11) 
Similarly, six stages are included during each switching 
cycle by neglecting the deadtime. Due to the symmetry of 
operation, only the first three stages over the first half switching 
cycle [0, ] are described. The primary-side switches operate in 
the same way as in the LV output mode; the only difference 
occurs on the secondary side which will be elaborated. 
Stage I [0, ] (see Figs. 4(b) and 6(a)): At this stage, uab 
equals to Vin, So2 and Do4 are conducting, and the voltage ucd 
equals to zero. Thus, the normalized mathematic equations for 
the resonant tank can be expressed as 
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where 1 01 CrV . 
Stage II [, a] (see Figs. 4(b) and 6(b)): After  = , uab 
equals to Vin/2, So2 and Do4 are still conducting, and the voltage 
ucd still equals to zero. The normalized mathematic equations 
for the resonant tank can be expressed as 
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where 2 1 / 2 ( )CrV . 
Stage III [a, ] (see Figs. 4(b) and 6(c)): At  = a, the 
inductor current iLr decreases to 0, and Do4 turns off with ZCS. 
It results in 
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Fig. 7. Characteristics of the voltage gain with respect to the duty ratio angle  
and the quality factor Q in the LV and HV output modes. 
III. CHARACTERISTICS OF THE PROPOSED CONVERTER 
A. DC Voltage Gain 
The initial magnetizing current in both the HV and LV 
modes can be derived as 
 0 4Lm
I
m
  (15) 
By applying the odd symmetry of the resonant voltage and 
current to (6) – (14), the voltage gain G can be obtained for both 
modes 
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Q Q K
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 (16) 
where 2 28 sin [3 2 ( 2)cos ]Q QK Q . 
The curves of the voltage gain with respect to the duty ratio 
angle  for different quality factors are shown in Fig. 7. As can 
be seen, the voltage gain range is from 0.5 to 2 regardless of the 
quality factor Q. In addition, it is seen that the dc voltage gain 
of the proposed converter is independent of the inductors ratio 
m, which is different from the conventional LLC resonant 
converter. Thus, the magnetizing inductance can be designed 
solely based on the ZVS conditions of MOSFETs. 
In order to ensure the normal operation of the proposed 
converter, the peak voltage across the resonant capacitor, VCrpk, 
cannot be higher than the output voltage Vo. Then the boundary 
conditions of normal operation can be obtained for both 
operation modes 
2
2
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r o o
r o o
Z V P
Q
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 (17) 
Since the output voltage in the HV output mode is double of 
that in the LV output mode, the boundary conditions in (17) are 
the same for both modes. 
B. Root-Mean-Square Currents 
The root-mean-square (RMS) currents flowing through 
S3/S4 and S5/S6 in both the LV and HV output mode are 
calculated by 
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Fig. 8. The RMS currents with respect to the voltage gain G and the quality 
factor Q. (a) Secondary transformer RMS current; (b) Primary transformer 
RMS current. 
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where 2 ( )Lm LmI i , , and 
2 2
2( )LrA i r . 
Then the RMS currents flowing through the primary 
transformer winding and S3/S4 can be derived by 
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With regard to the resonant RMS current, it is obtained as 
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However, the mathematical expressions of the RMS currents 
flowing through Do1 and So2 are different in the two modes: 
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Fig. 9. Full-load RMS currents with respect to the characteristic impedance Zr. 
 
Based on (19) and (20), the curves of the primary and 
secondary transformer RMS currents Ip_RMS and ILr_RMS are 
plotted in Fig. 8. It can be seen that the variations of the two 
RMS currents with respect to the voltage gain G are small. This 
means that the converter can achieve low conduction losses 
over the entire voltage gain range of [0.5, 2]. 
When the load is fixed, the relationship between the primary 
and secondary RMS currents and the characteristic impedance 
Zr can be obtained, as shown in Fig. 9 (at full load 500 W). The 
RMS currents drops with respect to the increase of Zr except for 
the three special cases G = 0.5, 1, and 2 in Fig. 9(b). In order to 
decrease the conduction losses, the characteristic impedance Zr 
should be designed possibly large under the premise of the 
boundary conditions in (17). 
C. Soft-Switching 
As aforementioned, the primary-side switches S1-S6 can 
achieve ZVS-on. In practice, however, the realization of ZVS-
on requires sufficient charges to completely charge/discharge 
the parasitic output capacitances of power MOSFETs S1-S6. 
Since the operation of the primary-side inverter unit remains the 
same for both the LV and HV output modes, the ZVS 
characteristics in the LV output mode will be analyzed. Also, 
due to the symmetry of circuit and modulation, only the 
commutations during the half switching cycle   [0, ] are 
analyzed, as shown in Fig. 10. In order to quantify the required 
amount of charges for each commutation mode, detailed state 
analysis for the half switching cycle   [0, ] is presented in 
Table I, where Coss14 denotes the output capacitance of S1-S2, 
and Coss56 represents the output capacitance of S5-S6. 
 
 
TABLE I 
REQUIRED MINIMUM CHARGE TO ACHIEVE ZVS FOR DIFFERENT SWITCH LEGS 
Commutation mode 
Current 
to achieve 
ZVS 
Charged/dis-
charged 
capacitor 
Initial voltage 
Final 
voltage 
Absolute charge 
variation of a 
capacitor 
Charge variation 
of a HB/T-type 
leg 
Minimum charge 
qreq for ZVS-ON of 
all switches 
ZVS-on of S1 and S4 
(see Figs. 4 and 11(a)) 
ILm0 
HB 
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Coss1 Vin 0 VinCoss14 
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qreqI =  
max{2VinCoss14, 
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Coss2 0 Vin VinCoss14 
T-
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+0.5Coss56) 
Coss4 0.5Vin 0 0.5VinCoss14 
Coss5 0 0.5Vin 0.5VinCoss56 
Coss6 0 0 0 
ZVS-on of S5 
(see Figs. 4 and 11(b)) 
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0 
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Fig. 10.  ZVS mechanism of primary-side switches. (a) ZVS-on of S1 and S4 at 
t = 0 (see Fig.4), (b) ZVS-on of S5 at t =  / r (i.e.,  = , see Fig. 4). 
    The ZVS-on of S1/S4 and S5 depends on the currents ILm0 and 
ip(), respectively. The inductors ratio m has a direct impact on 
the peak magnetizing current ILm0 (15), and therefore 
determines the ZVS realizations of S1-S4. The current ILm0 can 
be assumed to be constant during the deadtime interval td which 
is short compared to the switching period. 
    In order to achieve the ZVS-on of S1-S4, sufficient charge 
should be provided during the deadtime interval, i.e.,  
 0 0 Ibase Lm d base Lm d reqnI I t nI I t q  (22) 
Combining (15), (22) and Table I yields the selection criterion 
for the magnetizing inductance Lm 
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As illustrated in Table I, the ZVS realization of S5 and S6 
relies on the currents ip() which can be expressed as 
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The ZVS condition of S5 and S6 can be derived as 
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    Based on (25), the soft- and hard-switching areas of S5 and S6 
can be obtained, as shown in Fig. 11. It’s seen that the hard-
switching area is small compared with the soft-switching area. 
Hard-Switching 
Area
 
Fig. 11. Soft- and hard-switching areas of S5 and S6. The filled area represents 
the hard-switching range, whereas the rest represents the soft-switching area. 
D. Performance Comparison 
The voltage gain characteristics of the conventional full-
bridge SRC and LLC resonant converter are shown in Fig. 12. 
For the pulse-frequency-modulated (PFM) SRC, the light-load 
gain range is narrow even within a wide normalized switching 
frequency range fn  [1, 5], as indicated in Fig. 12(a). The PFM 
LLC resonant converter has an improved gain characteristics. 
However, the heavy-load gain range is still narrow (see Fig. 
12(b)). In order to have a high full-load voltage gain peak, the 
characteristic impedance has to be decreased, thereby resulting 
in a wide frequency range and/or high magnetizing current and 
conduction losses [18], [19], [28]-[30]. 
With the fixed-frequency PWM or phase-shift modulation 
(PSM) control, the gain ranges of the conventional SRC and 
LLC resonant converter are extended, as shown in Figs. 12(c) 
and (d). However, the main issue is that the duty cycle variation 
is wide. When the duty cycle D is small, the conduction losses 
will rise and the soft-switching condition will be lost because 
the magnetizing current is reduced significantly in this case, as 
illustrated in Fig. 13. By contrast, both the RMS current and the 
magnetizing current of the proposed resonant converter do not 
vary significantly with respect to the gain G, as illustrated in 
Figs. 8 and 13. Thus, the ZVS-on of MOSFETs can be achieved 
and the conduction losses can be maintained low within a wide 
voltage gain range [0.5, 2]. Furthermore, the voltage gain range  
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Fig. 12. Voltage gain characteristics of the conventional full-bridge SRC and 
LLC resonant converter. (a) SRC with PFM control; (b) LLC resonant converter 
with PFM control; (c) SRC with PWM or PSM control; (d) LLC resonant 
converter with PWM or PSM control. 
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Fig. 13.  Peak magnetizing currents with respect to the voltage gain G for the 
proposed converter and the conventional full-bridge series resonant converter. 
tage gain G. Hence, the design of Lm and the resonant tank (Lr 
and Cr) can be carried out separately, which is easier than the 
conventional LLC resonant converter. 
E. Design Guideline 
Considering the voltage gain range of [0.5, 2] (see Fig. 7) 
and the specified input and output voltage ranges (e.g., Vin  
[30 V, 60 V] and Vo = 200/400 V), the transformer turns ratio 
can be determined by 
 : 6.67os p
in
V
n N N
GV
 (26) 
In practice, n = 27 : 4 = 6.75 is designed for the transformer. 
Unlike the conventional LLC resonant converters, the 
voltage gain of the proposed converter is independent of the 
inductors ratio m, and thus, the design of the resonant tank (Lr 
and Cr) and the magnetizing inductance Lm can be performed 
separately. As analyzed in Section III-B, the transformer RMS 
currents decreases with respect to the increase of the 
characteristic impedance Zr at a specific load. In order to reduce 
the conduction losses, Zr should be designed possibly large on 
the premise of (17). On the other hand, it is seen from Fig. 9 
that the RMS current curves become flat when Zr exceeds a 
certain value. However, a large Zr will lead to a high voltage 
ripple for the resonant capacitor. Therefore, a trade off should 
be considered in practice. Nevertheless, the design of Lr and Cr 
should follow 
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 (27) 
where Po,max is the maximum output power, Vo,LV and Vo,HV 
represent the output voltages in the LV and HV output modes. 
In this paper, the switching frequency fs = 100 kHz, Po,max = 500 
W, Vo,LV = 200 V and Vo,HV = 400 V. Substituting the 
specifications to (27) and considering the availability of 
discrete resonant capacitors yield Lr = 38.4 H and Cr = 66 nF. 
As aforementioned, the magnetizing inductance affects the 
ZVS conditions of primary-side switches. A smaller 
magnetizing inductance facilitates the ZVS realization of S1-S4,  
 
 
TABLE II 
CONVERTER PARAMETERS 
Description Symbol Parameter 
Input voltage Vin 30–60 V 
Output voltage Vo 200/400 V 
Switching frequency  fs 100 kHz 
Rated power Po 500 W 
Primary switches S1–S4 IPP023N10N5, TO220 
 S5–S6 IPP020N06N, TO220 
Secondary 
diodes/switch 
Do1, Do3, Do4 
So2 
STTH3R06, DO201 
IPW65R110CFD, TO247 
Transformer T Turns ratio: 4 : 27 
Magnetizing inductance Lm 
= 450 H. 
Resonant Inductor Lr 38.4 H 
Resonant capacitor Cr 66 nF 
 
 
but it also results in a larger magnetizing (circuiting) current, 
and higher conduction losses. Therefore, the magnetizing 
inductance should be designed possibly large under the 
condition of satisfying the ZVS condition (23). 
 
IV. EXPERIMENTAL VERIFICATIONS 
A 500-W converter prototype has been built and its 
specifications and key parameters are listed in Table II. The 
full-load (500-W) experimental waveforms of the proposed 
converter in the LV (Vo = 200 V) and HV (Vo = 400 V) output 
modes are shown in Figs. 14 and 15, respectively. As can be 
seen, the steady-state operation matches well with the analysis. 
The proposed converter can deal with a wide input voltage 
range (from 30 V to 60 V) in both LV and HV output modes by 
changing the duty ratio angle . When the input voltage is 
between the range of (30 V, 60 V), e.g., Vin = 40 V in Figs. 14(b) 
and 15(b) and Vin = 50 V in Figs. 14(c) and 15(c), both the full-
bridge and half-bridge states appear on the primary-side 
inverter unit. In both the LV and HV output modes, the primary-
side switches operate in the same way, leading to the same 
current waveforms. However, the resonant voltage waveforms 
are different in both modes: uCr has a dc offset of 200 V in the 
HV output mode, whereas the offset in the LV output mode is 
zero. In addition, it can be noticed that there are high-frequency 
oscillations in ucd when the resonant current iLr is in the 
discontinuous mode. The ringing is caused by the resonance 
between the resonant inductor Lr and the resonant capacitor Cr 
in series with the parasitic capacitors (e.g., the intra-winding 
capacitance of transformer, output capacitance of rectifier 
diodes, and stray capacitance of printed circuit board traces). 
The measured transformer RMS currents at different input 
and output voltages are shown in Fig. 16. As can be seen, the 
RMS currents do not vary significantly with respect to the input 
voltage. Thus, the conduction loss can be kept low over the 
entire voltage gain range. 
The soft-switching waveforms are shown in Fig. 17. Due to 
the symmetry of topology and operation, the drain-source and 
gate driver voltages of S2, S4 and S6 are given. As can be seen, 
the drain-source voltage has decreased to zero before the 
corresponding gate driver voltage applies, implying the ZVS-
on is achieved for MOSFETs. 
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Fig. 14. Full-load experimental waveforms when operating in the LV output 
mode, i.e., Vo = 200 V. (a) Vin = 30 V; (b) Vin = 40 V; (c) Vin = 50 V; (d) Vin = 
60 V. 
The efficiency performance of the proposed converter is 
measured under different conditions, as shown in Fig. 18. It 
indicates that a high-efficiency power conversion can be 
achieved over the wide voltage gain range from 0.5 to 2. 
Depending on the input voltage Vin, the measured full-load effi- 
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Fig. 15. Full-load experimental waveforms when operating in the HV output 
mode, i.e., Vo = 400 V. (a) Vin = 30 V; (b) Vin = 40 V; (c) Vin = 50 V; (d) Vin = 
60 V. 
ciency varies between 92.8 % and 95.4 % for the two output-
voltage cases Vo = 200 V and Vo = 400 V. Notably, the 
efficiency performance at Vin = 40 V and Vin = 50 V is 
deteriorated compared with that at Vin = 30 V and Vin = 60 V.  
(a)
(b)  
Fig. 16. Measured transformer RMS currents of the proposed converter at full-
load (500-W) for different input and output voltages. (a) Transformer primary-
side RMS current; (b) transformer secondary-side RMS current. 
(a)
ZVS-ON
ZVS-ON
ZVS-ON
ZVS-ON
ZVS-ON
ZVS-ON
uds2
ip
ugs2
uds4
ugs4
uds6
ugs6
uds2
ip
ugs2
uds4
ugs4
uds6
ugs6
(b)  
Fig. 17. Soft-switching waveforms in different operating conditions. (a) Vin = 
40 V, Vo = 400 V, P = 100 W; (b) Vin = 40 V, Vo = 400 V, P = 500 W. 
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Fig. 18. Efficiency with respect to the output power for different input and 
output voltages (a) Vo = 200 V; (b) Vo = 400 V. 
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Fig. 19. Power loss breakdown at different input and output voltages (a) Vo = 
200 V; (b) Vo = 400 V. 
    A power loss breakdown of the proposed converter is 
performed at different input and output voltages, as shown in 
Fig. 19. It is seen that the power semiconductor devices and 
magnetic components are the main power loss sources. The 
power loss distribution in the two cases Vo = 200 V and Vo = 
400 V are almost the same except for Do1 and So2. Therefore, 
the measured full-load efficiencies at Vo = 200 V and Vo = 400 
V are close in Figs. 18(a) and (b). However, as the change of 
the input voltage Vin, e.g., Vin deviates from 30 V and 60 V, the 
conduction losses of components become higher. Notably, the 
off-switching losses of S3 and S4 are significantly increased at 
Vin = 40 V and Vin = 50 V, which results in the measured 
efficiency drop in Figs. 18(a) and (b). 
    The issue of high off-switching losses can be alleviated by 
taking the following precautions: 
1) minimize the loop inductance by introducing the 
capacitive layout [32] and/or replacing the in-line packages 
(e.g., TO220 with lead inductance of 10-20 nH [32]) with low-
inductance packages (e.g., DPAK with a parasitic inductance of 
2.5 nH, LGA with a parasitic inductance of 0.2 nH, GaN/px 
with a parasitic inductance of 0.2 nH [33]) for the primary-side 
switches; 
2) reduce the turn-off gate resistance, increase the current 
capability of gate driver and/or use wide-bandgap (WBG) 
switches (e.g., GaN eFET [34] and GaN eHEMT [35]) to enable 
faster turn-off and lower off-switching losses. 
 
V. CONCLUSION 
In this paper, a new fixed-frequency PWM controlled 
structure-reconfigurable SRC is proposed for renewable energy 
systems. The operation principle and characteristics are 
analyzed in detail. The experimental results from a 500-W 
converter prototype are presented to verify the theoretical 
analysis. The proposed converter is able to deal with a wide 
input voltage range and to configure its output voltage to be 
compatible with both the 110/120-V and 220/230/240-V grid 
voltage levels. The primary switches can achieve ZVS-on and 
the secondary diodes turn off under ZCS. In addition, the 
conductions losses do not vary significantly despite the fourfold 
(from 0.5 to 2) voltage gain range. Therefore, the proposed 
converter can maintain high efficiencies over a wide voltage 
gain range. 
Nevertheless, the primary switches S3-S4 suffer from a high 
turn-off current when the converter operates in the middle area 
of the gain range. Therefore, the precautions of lowering the 
switching loop inductance and enabling fast turn-off of switches 
should be taken to reduce the turn-off losses. 
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Thermal resistance modelling and design optimization of PCB vias
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A B S T R A C T
Various reference printed circuit board (PCB) thermal designs have been provided by semiconductor manufac-
turers and researchers. However, the recommendations are not optimal, and there are some discrepancies among
them, which may confuse electrical engineers. This paper aims to develop an analytical thermal model for PCB
vias, and further to find the optimal design for thermal resistance minimization. Firstly, the vertical thermal re-
sistance of a PCB via array is analytically modelled. Then the dependence of the thermal resistance on multiple
design parameters is analysed, and the optimal via diameter is found for different PCB specifications. Finally, the
developed thermal model and optimal trajectory are verified by computational fluid dynamics (CFD) simulations
and experiments.
1. Introduction
The volume of modern power semiconductor devices (e.g., GaN tran-
sistors) is shrinking to achieve high power density, low parasitic induc-
tance, and low power losses [1]. However, thermal management has
been identified as the main barrier for further power density increase
[2]. The heat generated inside the miniaturized semiconductors must be
effectively dissipated to the ambient; otherwise, the high junction and
board temperatures may cause serious reliability issues to the semicon-
ductor, solder, thermal grease, and printed circuit board (PCB) [3–5].
In medium power applications, the surface-mounted devices (SMDs)
are normally cooled by a heatsink attached to the PCB, where the ther-
mal via array provides an effective thermal path for the heat transfer
[6,7]. Many reference thermal designs can be found from device manu-
facturers' websites [8–11]. However, there are several problems:
1) the design guidelines recommended by the manufacturers are not op-
timal, and are for specific cases only [9];
2) depending on manufacturers, the thermal design guidelines are not
in consistence; for instance, the thermal via diameter should be de-
signed large to reduce thermal resistance according to [10]; how-
ever, [11] gives an opposite via diameter recommendation;
3) although the computational fluid dynamics (CFD) simulations fea-
ture high accuracy, the model generation time and computational
cost could be fairly high [8];
4) CFD simulators are expensive and they are not always available for
electrical engineers. Therefore, it is necessary to develop an analyti-
cal model for a quick design optimization of thermal vias.
Many efforts have been devoted to the thermal design of PCB vias.
The research in [12,13] is based on either experimental results or CFD
simulations; thus, only some general design guidelines are provided
for specific applications. Analytical thermal models of vias are built in
[6,14,15]; unfortunately, only partial parameters are analysed, and no
optimal via design is derived.
This paper systematically analyses the impact of each parameter on
the thermal resistance of PCB vias. Then the optimal via diameter is
found with respect to the filler material, via spacing, and plating thick-
ness. Finally, CFD simulations and experiments verify the developed an-
alytical thermal models. The proposed thermal model enables engineers
to optimize the PCB via design at lower cost and less time efforts.
2. Analytical thermal modelling of Vias
As aforementioned, in medium power cases, a cluster of small vias
are normally used to transfer heat from the SMD to the heatsink, as
shown in Fig. 1(a). Two simple via patterns (cf. Fig. 1(b) and (c))
can be designed for a PCB pad with the dimension of l
(length)×w(width)× t(thickness). The number of copper layers is de-
fined as N⁠l, and then the number of FR4 layers is N⁠l−1. For the geo-
metric parameters of the plated through holes (PTHs), i.e., the vias, the
outer diameter is defined as ϕ, the copper plating thickness is repre-
sented as t⁠PTH, and the via-to-via spacing is denoted as p.
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Fig. 1. (a) Vertical structure of a multilayer PCB with plated through holes (vias). Top
view of a via array in (b) pattern I and (c) pattern II.
The heat flow through the copper barrels are much more significant
than the heat spreading in the lateral direction, so it is assumed that
heat transfers in the vertical direction only. Thus, the via arrays in pat-
terns 1 and 2 can be divided into m⁠1 ×n⁠1 and m⁠2 ×n⁠2 cells, respectively.
It can be seen from the horizontal cross section of the via array that the
basic via unit in pattern I is a square of (ϕ+p)× (ϕ+p), whereas that
in pattern II is rectangular with a dimension of [ (ϕ+p)/2]× (ϕ+p).
That is, there are dense vias in pattern II.
For each cell, the one-dimensional (1-D, vertical) thermal resistance
can be calculated as Θ⁠cell=Θ⁠barrel//Θ⁠filler//(Θ⁠Cu+Θ⁠FR4), where Θ⁠barrel,
Θ⁠filler, Θ⁠Cu and Θ⁠FR4 represent the vertical thermal resistances of the bar-
rel, filler, copper layers and FR4 layers, respectively. To facilitate the
analysis, the thermal resistance of via array is normalized based on
t/(k⁠FR4lw) which represents the thermal resistance of a pure FR4 board
with a dimension of l×w× t. Then, the normalized thermal resistance of
a via array in patterns I and II can be obtained as
(1)
With the same area for the via array, the thermal resistance of pat-
tern II is about of that in pattern I. The dependence of
Θ⁠via,n on the number of layers N⁠l, copper thickness t⁠l, and PCB thickness
t is shown in Fig. 2. As can be seen, the parameters, N⁠l (the number of
copper layers), t⁠l (the thickness of a copper layer) and t(PCB thickness),
have a negligible impact on the normalized thermal resistance, which
implies that the term of the copper and FR4 layers in the denominator
of Eq. (1) have a much higher value compared to the vias (including
the plated copper and via filler). That is, the heat is mainly transferred
through the vias. Therefore, the term of the copper and FR4 layers in the
denominator of Eq. (1) can be neglected without scarifying accuracy,
i.e.,
(2)
3. Design optimization of vias
Equating the derivative of Eq. (2) as to ϕ to 0 and solving for ϕ yield
the optimal via diameter for both patterns, i.e.,
(3)
which enables the via array to achieve the minimum thermal resistance.
It can be seen from Eq. (3) that the thermal resistance increases with
respect to the rise of via spacing p. That is, p should be designed as
small as possible. However, the allowed minimum p depends on PCB
manufacturers, and is generally 8mil (0.2mm) in practice. In this case,
the dependence of the thermal resistance on the via diameter ϕ and the
filler material is illustrated in Fig. 3(a) and (b). For each filler material,
there is an optimal via diameter which enables the via array to achieve
the minimum thermal resistance, as indicated by the red lines in Fig.
3(a) and (b). The optimal via diameter increases with respect to the
filler thermal conductivity, as illustrated in Fig. 3(c). This figure could
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Fig. 2. Dependence of the normalized thermal resistance on the number of layers N⁠l, copper thickness t⁠l, and PCB thickness t with different filler materials. (a) k⁠filler=0.024W/(mK),
t=0.6mm; (b) k⁠filler=0.024W/(mK), t=1.6mm; (c) k⁠filler=57.3W/(mK), t=0.6mm; (d) k⁠filler=57.3W/(mK), t=1.6mm. The thermal resistances are normalized based on t/(k⁠FR4 l w),
as illustrated in Eq. (1). “p.u.” represents “per unit”, meaning the normalized thermal resistance is unitless.
help engineers choose the optimal via diameter in order to minimize
the thermal resistances of via arrays. Specifically, when the vias are not
filled, the optimal via diameter is about 0.25mm; if ϕ=0.8mm is cho-
sen, then there will be a 44% increase in the thermal resistance. When
the vias are filled up with SnAgCu solder (k⁠filler=57.3W/mK), then the
optimal via diameter is about 0.8mm; if ϕ=0.2mm is chosen, then
there will be a 23% increase in the thermal resistance.
4. CFD and experimental verifications
The CFD simulation results of a PCB via array for the DPAK (TO252)
package are shown in Fig. 4. The thermal resistance of the PCB pad is
significantly reduced from 120.32K/W (no via) to 1.86K/W (with vias,
ϕ=0.25). The calculated and simulated results for different via pat-
terns, diameters and filler materials are shown in Fig. 5(a) and (b). As
can be seen, there is a good agreement between calculations and sim-
ulations. Also, it is seen that a proper design of the vias (i.e., pattern,
diameter, filler material, etc.) enables a remarkable thermal resistance
reduction. Compared to the reference design provided in [9], the ther-
mal resistance reduction can be up to 62% (from 2.63K/W [9] to 1K/W
(pattern II, ϕ=0.6mm, solder filling)).
An experimental setup has been built, as shown in Fig. 6(a). Each
chip generate 2.4-W power loss, and the thermal image of the experi-
mental setup in the steady-state is shown in Fig. 6(b). Without filling,
the via diameter of 0.25mm help the chip achieve the lowest top-case
temperature. If the vias are filled up with solder, then the vias of ϕ=0.8
have the minimum thermal resistance. The trend agrees well with the
analyses in Section 3.
5. Conclusion
This paper develops an analytical 1-D thermal resistance model for
two patterns of PCB vias. The impact of different design parameters on
the thermal resistance is analysed, and an optimal design trajectory is
proposed for the thermal resistance minimization of vias. The CFD sim-
ulations and experimental measurements agree well with the analyti-
cal model. It is concluded that: 1) when the PCB parameters are deter-
mined, there exists an optimal via diameter which can achieve the mini-
mum thermal resistance; 2) the via layout of pattern II and solder filling
can help to reduce the thermal resistance. The proposed thermal model
and trajectory enable engineers to fast and easily optimize the design of
PCB vias.
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Fig. 3. Dependence of the normalized thermal resistance on the diameter ϕ at different PCB thickness and filler thermal conductivities for (a) pattern I and (b) pattern II. (c) Optimal via
diameter and spacing with respect to the filler thermal conductivity: the optimal parameters enable the via array to achieve the minimum thermal resistance.
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Fig. 4. CFD simulation results of different PCBs. (a) vertical cut plane, 4-layer PCB, thick-
ness: 1.6mm, 2-oz copper on each layer, no via, power P=1 W; (b) 4-layer PCB, thickness:
1.6mm, 2-oz copper each layer, via diameter ϕ=0.25mm, power, P=10W, (c) 4-layer
PCB (1.6mm, 2oz each layer), ϕ=0.25mm, P=10W.
Fig. 5. Comparison between the calculated and simulated thermal resistance of vias with
different parameters for the DPAK (TO-252): (a) pattern I; (b) pattern II.
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Fig. 6. (a) Photo of the experimental setup: each diode (package: TO252) is attached to a PCB and cooled by the heatsink; (b) thermal image of the experimental setup in steady-state
when each diode generates 3-W power loss.
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Abstract—In low power applications, a surface mounted device 
(SMD) is naturally cooled by attaching to a printed circuit board 
(PCB) copper pad. This paper proposes an analytical thermal 
resistance model and a sizing algorithm for PCB copper pads. 
Firstly, an axisymmetric thermal resistance model is developed for 
PCB copper pads where the heat conduction, convection and 
radiation all exist. Due to the interdependence of the 
conductive/radiative heat transfer coefficient and the board 
temperature, a new algorithm is proposed to fast obtain the 
thermal resistance and to predict the semiconductor junction 
temperature at different copper pad radii. The algorithm enables 
a fast sizing of copper pads based on different junction 
temperature limits. Finally, the developed thermal resistance 
model and algorithm are verified by computational fluid dynamics 
(CFD) simulations and experiments. 
Keywords—printed circuit board (PCB), copper pad, thermal 
resistance model 
 
NOMENCLATURE 
h Heat transfer coefficient 
hconv Convective heat transfer coefficient 
hradi Radiative heat transfer coefficient 
k Thermal conductivity of a material 
k1 Lateral thermal conductivity of the middle (copper) 
zone 
k2 Lateral thermal conductivity of the outer (FR4) zone 
Lc Characteristic length of the hot plane 
P Total power generated by the heat source at the inner 
radius 
rb Radius of the heat source (package) 
rs Radius of the middle (copper) zone 
re Radius of the outer (FR4) zone 
Tb PCB board (r = rb) temperature 
Tc Case temperature of the chip 
Tj Junction temperature of the chip 
Tt Top case temperature of the package 
t Thickness of the PCB 
tl Thickness of the PCB copper layer 
Ta Ambient temperature 
Tx Temperature of the PCB surface 
ε emissivity of the PCB surface 
Θba Thermal resistance from the inner zone edge (r = rb) to 
the ambient 
Θjc Thermal resistance from the junction to the case 
Θjt Thermal resistance from the junction to the top case 
Θsa Thermal resistance from the copper zone edge (r = rs) 
to the ambient 
Θta Thermal resistance from the top case of a chip to the 
ambient 
λ Convective heat transfer parameter depending on PCB 
geometry and orientation 
σ Stefan-Boltzmann constant 
ψea Equivalent thermal resistance from the FR4 zone edge 
(r = re) to the ambient 
ψsa Equivalent thermal resistance from the copper zone 
edge (r = rs) to the ambient 
I. INTRODUCTION 
The size of modern power semiconductor devices (e.g., GaN 
transistors) are shrinking in order to achieve high power density, 
low parasitic inductance, and low power losses [1]-[2]. 
However, the thermal management is identified as the main 
barrier for a further power density increase [3]. The heat 
generated inside the miniaturized semiconductors must be 
effectively dissipated to the ambient; otherwise, the high 
junction and board temperatures may cause serious reliability 
issues to the semiconductor, solder, thermal grease, and printed 
circuit board (PCB) [4]-[7]. In addition, suitable heat 
dissipation measures should be considered as early as in the 
design and development phase, because subsequent 
modifications are generally more costly and involve increased 
engineering efforts [8]-[9]. 
In medium power applications, the surface-mounted devices 
(SMDs) are normally cooled by a heatsink attached to the PCB, 
where the thermal via array provides an effective thermal path 
for the heat transfer [10]-[12]. In the low power scenarios, a 
PCB copper pad is typically used for heat spreading, and the 
SMDs can be cooled by natural convection [13]. Although the 
computational fluid dynamics (CFD) simulations feature high 
accuracy, the model generation time and computational cost 
could be fairly high [13]. Therefore, it is necessary to develop 
an analytical model for a quick design of thermal pads. 
The heat conduction, convection and radiation all exist for a 
naturally-cooled PCB, which makes the thermal analysis fairly 
complicated. Texas Instruments has developed an online PCB 
thermal calculation tool based on CFD thermal resistance data 
of different package sizes and pad dimensions [14]. However, 
some important factors (e.g., PCB thickness, number of copper 
layers, and copper thickness) are not taken into account; also, 
the online tool does not support design optimization. In addition 
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Fig. 1. Simplified PCB board. (a) Vertical cut plane of a PCB board; (b) Heat 
transfer in a circular PCB board: heat conduction in the radial direction, 
convection and radiation in the axial direction. 
to the CFD simulations, many other numerical calculation 
methods are developed [13]-[16]. The study in [16] deals with 
a substrate for a ball grid array package, where a belt of densely 
populated vias and two continuous copper layers are placed; 
however, the built model is complicated and no CFD or 
experimental verifications are provided. For electrical 
engineers, it is more desired to have an analytical thermal 
model such that the temperature of devices with different 
designs and cooling methods can be fast predicted [17]-[18]. In 
[13] and [19], an analytical thermal resistance model is 
developed for PCB thermal pads; however, the heat transfer 
boundary and the convective heat transfer coefficient variation 
over temperature difference are not included, and as a result, 
there might be a remarkable error between the calculations and 
measurements. 
This paper presents a new thermal resistance model for PCB 
copper pads. The board temperature interacts with the vertical 
convective and radiative heat transfer coefficients. Therefore, 
an algorithm is developed to find the minimum copper pad size 
at different PCB parameters, power losses, ambient 
temperatures and maximum junction temperature limits. 
Finally, CFD simulations and experimental measurements 
verify the developed thermal model and sizing algorithm. 
II. THERMAL MODELING OF PCB COPPER PADS 
A. Heat Transfer in a Circular PCB 
For the natural convection in air, the flow remains laminar 
when the temperature difference involved is less than 100 oC 
and the characteristic length of the body is less than 0.5 m [20], 
which is almost always the case in electronic systems. 
Therefore, the airflow in the following analysis is assumed to 
be laminar. The natural convection heat transfer coefficient for 
laminar flow of air at atmospheric pressure, and radiation heat 
transfer coefficient are given as [20] 
 
0.25
2 2
[( ) / ]
[( 273) ( 273) ]
[( 273) ( 273)]
conv x a c
radi x a
x a
conv radi
h T T L
h T T
T T
h h h
l
es
ìï = -ïïïï = + + +ïíï ´ + + +ïïï = +ïïî
 (1) 
where Tx is the PCB surface temperature. The PCB mask is an 
epoxy based lacquer, which is an organic materials and has a 
high emissivity of about 0.9 [21]. 
Fig. 1 shows a simplified circular PCB board, where an 
axisymmetric heat source (package) is located at the inner 
radius, and the outer edge is assumed to be isothermal. In 
addition to the heat source, there are two heat transfer zones, 
i.e., the middle zone (copper zone) within [rb, rs] and the outer 
zone (FR4 zone) within [rs, re]. Heat transfers in both the 
radial/lateral (conduction) and axial/vertical (convection and 
radiation) directions. For the lateral heat conduction, the 
thermal conductivities in the two zones are  
 1 4
2 4
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 (2) 
In the vertical direction, it is assumed that the convective and 
radiative heat transfer coefficients, hconv and hradi, are constant 
along the radial direction. Then, in the cylindrical coordinate 
system, the governing equation for the steady-state heat transfer 
is [22] 
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where T represents the temperature at the radius of r. 
    By doing algebraic manipulations, (3) can be solved and the 
solutions are obtained as 
 0 0
1 1
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T aI z bK z
P ktz aI z bK zp
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 (4) 
where ΔT = T – Ta, / ( )z r h kt= , I0 is the modified Bessel 
function of the first kind and order 0, I1 is the modified Bessel 
function of the first kind and order 1, K0 iss the modified Bessel 
function of the second kind and order 0, K1 is the modified 
Bessel function of the second kind and order 1, and a and b are 
arbitrary constants. Eliminating a and b, and applying the two-
port theory yield 
 i j ij ij j
ij
i j ij ij j
T T A B T
P P C D P
é ù é ù é ù é ùD D Dê ú ê ú ê ú ê ú= =ê ú ê ú ê ú ê ú
ê ú ê ú ê ú ê úë û ë û ë û ë û
T  (5) 
where the subscript i and j represent the sending and receiving 
ports at any locations, Tij is the transmission matrix, 
/ ( )i iz r h kt= , 1 0 0 1[ ( ) ( ) ( ) ( )]ij j j i i jA z I z K z I z K z= + , 
/ ( )j jz r h kt= , 
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Fig. 2. (a) Curves of the thermal resistance Θsa with respect to rs and re. (b) The 
heat transfer boundary re versus the copper radius rs and the ratio λkt2h. 
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Fig. 3.  Equivalent thermal resistance diagram for a DPAK package mounted 
on a PCB. 
    The heat transfer from rs to re (including radial conduction 
and axial convection and radiation) can be illustrated with a 
two-port system, i.e., the temperature potential ΔTs and heat 
flow Ps can be obtained as (5). Assume that the outer edge of r 
= re is adiabatic in the horizontal direction, i.e., Pe = 0, then the 
thermal resistance from rs to the ambient, Θsa, can be derived as 
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As for the two-port system from rb to rs, we have  
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Then the thermal resistance from rb to the ambient, and the 
temperature at rb can be obtained  
 b bs se bs seba
b bs se bs se
T A A B C
P C A D C
D +
Q = =
+
 (9) 
 b a b baT T P= + Q  (10) 
    Manipulating (6) and (8) yields the equivalent thermal 
resistance from rs to the ambient and the thermal resistance 
from re to the ambient when an axisymmetric heat source is 
located at rb 
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    It should be noted that ψsa and ψea are defined similarly to 
the thermal metric ψJT adopted by the industry (JEDEC 
Standard: JESD51-2 [23]). They are not true thermal 
resistances, but could be used to calculate the temperatures at rs 
and re. 
    The analysis above is carried out by assuming that the heat 
source, copper pad and PCB are circular. In practice, the 
majority of them are rectangular in shape; thus the equivalent 
radius of a rectangular shape can be approximated by 
/x x xr a b p=  where ax and bx are the rectangular side 
lengths, and the subscript ‘x’ denotes ‘b’, ‘s’, and ‘e’. 
B. Heat Transfer Boundary 
In order to satisfy the boundary condition that there is no 
conductive heat flow at re, the thermal resistance Θsa (7) is 
investigated with respect to different parameters, i.e., re, t, and 
h, as shown in Fig. 2. When rs is specified, the thermal 
resistance Θsa decreases with respect to the increase of re; 
however, the decrease of Θsa becomes insignificant when re 
exceeds the inflection point rec, which means that the heat flow 
beyond rec can be negligible and the inflection points can be 
chosen as the heat transfer boundary. It should be noted that rec 
depends on both the copper radius rs and the ratio of k·t to h2, 
i.e., λkt2h = kt / h2. It is quite difficult to directly obtain the 
analytical expression of rec. Therefore, curve fitting is carried 
out, as shown in Fig. 2(b). It is found that the outer radius re can 
be determined by 
 0.09523 ( 0.005)e kt h sr rl= +  (13) 
III. SIZING OF PCB COPPER PADS 
A. Algorithm for Copper Pad Sizing 
When an SMD is mounted on a PCB, the heat generated 
inside the device will be dissipated in two parallel pathways: 
one is from the junction to the top case, and finally to the 
ambient; the other is from the junction to the bottom case, then 
to the board, and finally to the ambient. Fig. 3 shows the  
Give an initial copper pad radius rs
Give an initial temperature Te,g
Calculate thermal resistances Θta, 
Θba, ψsa, and ψea based on (17), 
(9), (11) and (12), respectively
Tb,g = Tb,g + αεb 
Obtain the error between given 
and calculated temperatures
εt = Tt,c −  Tt,g, εe = Te,c −  Te,g, 
εs = Ts,c −  Ts,g, and εb = Tb,c −  Tb,g
Give an initial temperature Ts,g
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Input parameters:
• Ambient temperature Ta
• Power loss P
• PCB thickness t
• Copper thickness tCu
• Number of copper layers NCu
• Package radius rb
• Junction-top-case thermal 
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Fig. 4.  Flowchart for calculating the thermal resistance of a PCB copper pad. 
 
equivalent thermal resistance diagram for a DPAK package 
mounted on a PCB. If all the thermal resistances are known, 
then the top-case and junction temperatures can be predicted by 
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    If the top-case temperature Tt and other thermal resistances 
are determined, then the board-ambient thermal resistance Θba 
can be obtained as 
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    For the heat transfers from the junction to the top-case, from 
the junction to the bottom-case, and from the case to the board, 
there is only heat conduction, and therefore the corresponding 
thermal resistances Θjt, Θjc, and Θcb are constant if neglecting 
the relatively small material property variation over 
temperature. However, the heat transfers from the top-case to 
the ambient and from the board to the ambient involve 
convection and radiation. Hence, the thermal resistances Θta 
and Θba are temperature related. Meanwhile, the total power 
loss P is divided into two parts Pt and Pb, i.e., P = Pt + Pb. Thus, 
the thermal resistance Θta and Θba interact with each other as 
well. Therefore, an algorithm taking into account all the five 
thermal resistances in Fig. 3 is developed to design the copper 
pad size, as shown in Fig. 4. 
Before the design, the system parameters, e.g., the ambient 
temperature Ta, total Power loss P, PCB thickness t, copper 
thickness tCu, number of copper layers NCu, package radius rb, 
junction-top-case thermal resistance Θjt, junction-case thermal 
resistance Θjc, case-board thermal resistance Θcb, allowed 
maximum junction temperature Tjmax, should be determined. 
Firstly, a small initial value is given to the copper pad radius rs 
before the four given temperatures Tt,g, Te,g, Ts,g, and Tb,g, are 
initialized. Then the heat transfer coefficients h1 and h2 can be 
calculated based on (1), and the thermal resistances Θta, 
Θba, ψsa, and ψea can be obtained accordingly. After that, the 
calculated temperatures Tt,c, Te,c, Ts,c and Tb,c are compared with 
the given temperatures Tt,g, Te,g, Ts,g, and Tb,g; also the errors can 
be obtained, i.e., εt = Tt,c −  Tt,g, εe = Te,c −  Te,g, εs = Ts,c −  Ts,g, and 
εb = Tb,c −  Tb,g. If the absolute error εx is greater than the preset 
limit εlmt, then the given temperature Tx,g will be updated by 
adding αεx where α is an incremental coefficient and the 
subscript x represents ‘t’, ‘e’, ‘s’, or ‘b’. If all four temperature 
errors are smaller than εlmt, then the algorithm proceeds to 
calculate the junction temperature Tj according to (15). If the 
calculated Tj is higher than the allowed maximum junction 
temperature, then the copper pad radius re will be increased. 
Otherwise, it implies that the current copper pad radius re is 
large enough for cooling. In this way, we can find the minimum 
re, which can help to achieve the maximum power density while 
meeting the thermal specifications. 
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Fig. 5.  (a) DPAK package structure; (b) Simplified package outline dimensions 
of diode VS-6EWL06FN-M3 [24]. 
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Fig. 6.  CFD simulation results of the DPAK diode VS-6EWL06FN-M3 in 
ANSYS/Icepak. (a) Junction-case thermal resistance Θjc. (b) Junction-top-case 
thermal resistance Θjt. (c) Top-case-ambient thermal resistance Θta. 
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Fig. 7.  CFD simulation results of the thermal resistance from the diode surface 
to the ambient for different ambient temperatures. 
B. Thermal Modeling of DPAK Package 
    The realization of the proposed algorithm requires the 
knowledge of the thermal resistances Θjt, Θta, and Θjc, which 
are package dependent and usually not available in datasheets. 
Therefore, detailed thermal modeling of DPAK package is 
conducted here. When a DPAK package is mounted on a PCB, 
the equivalent thermal resistance diagram is shown in Fig. 3. 
To extract the thermal resistances Θjt, Θta, and Θjc, a detailed 
structure model is built, as shown in Fig. 5(a). For the heat 
transfer paths from the junction to the top-case and from the 
junction to the case, only heat conduction is involved. The 
thermal simulation with ANSYS/Icepak is used to obtain the 
thermal resistances Θjc and Θjt, as shown in Fig. 6(a) and (b). It 
is found that the two thermal resistances are Θjc = 2.47 oC/W 
and Θjc = 44.12 oC/W. 
    As for the heat transfer from the top surface of the diode to 
the ambient, heat conduction, convection and radiation all exist, 
and the heat transfer coefficient depends on both the ambient 
temperature and the temperature difference between the top 
surface and the ambient. An analytical model of the thermal 
resistance Θta is firstly built. The simplified package outline 
dimensions are shown in Fig. 5(b). Assume that the package is 
placed horizontally, and its surfaces are cooled by natural 
convection. Then the thermal resistance from the surface to the 
ambient can be obtained as 
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where the radiative heat transfer coefficients 
2 2
1 1 ( 273 273)[( 273) ( 273) ]radi a t a th T T T Te s= + + + + + +  and 
2 2
2 2 ( 273 273)[( 273) ( 273) ]radi a t a th T T T Te s= + + + + + + are 
for the molding resin surface and the tab surface, respectively, 
and λhor = 1.32 and λver = 0.59 are constants for horizontal and 
vertical plates, respectively [20]. 
    To verify the built analytical thermal resistance model of Θta, 
multiple CFD simulations are done in ANSYS/Icepak, as 
shown in Fig. 6(c) and Fig. 7. It is seen that there is a negligible 
error (maximum error: 3.2 %) between the simulations and the 
analytical results. 
IV. EXPERIMENTAL VERIFICATION 
    Four DPAK diodes VS-6EWL06FN-M3 are mounted on 
four 2-layer PCBs (70-μm copper thickness for each layer) with 
different sizes of copper pads, as shown in Fig. 8. All diodes 
are serially connected to a dc power source, and thus the diodes 
can generate equal power losses, which are further dissipated 
by the copper pad and natural convection. The steady-state  
 
Fig. 8.  Photo of the built PCBs with different copper pad sizes. 
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Fig. 9.  Thermal images of diodes mounted on PCBs with 0.5-W power losses 
injected and different sizes of copper pads. 
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Fig. 10.  Comparison of junction and top-case temperatures between 
measurements and calculations when 0.5-W power losses are generated inside 
the diode. 
thermal images of the diodes are captured for different sizes of 
copper pads, as shown in Fig. 9.  
    Fig. 10 depicts the measured and calculated junction and top-
case temperatures when P = 0.5 W. As can be seen, there is a 
significant top-case temperature difference between the 
conventional model [13], [19] and the measurements, 
especially when the copper pad radius is smaller than 15 mm. 
In contrast, the proposed model can help to predict the top-case 
temperature with a small error. Therefore, the new model can 
be used to predict the junction temperature. The maximum 
operating junction temperature of the selected diode VS-
6EWL06FN-M3 is 175 oC [24]. For the sake of high reliability, 
the maximum junction temperature Tjmax should be lower than 
the limit, e.g., Tjmax = 100 oC. Then the minimum copper radius 
can be found, as illustrated in Fig. 10. Based on the proposed 
model, the minimum copper radius re is 3.9 mm, whereas the 
conventional model gives a minimum copper radius of 7.3 mm, 
which corresponds to a 250% increase of the copper pad area 
compared to the design of re = 3.9 mm. 
V. CONCLUSIONS 
    This paper proposes a new method for sizing PCB copper 
pads. An axisymmetric thermal resistance model is firstly 
developed for naturally cooled PCB pads. Then an algorithm is 
proposed to find the thermal resistance of the PCB pad and the 
junction temperature of the chip at different pad sizes and 
ambient temperatures. CFD simulations and experimental 
measurements agree well with the analytical model. It is 
concluded that 1) the conventional analytical thermal model for 
PCB pads overestimates the semiconductor junction 
temperature, particularly when the copper pad is small in size 
(< 15 mm); 2) the proposed thermal model and algorithm are 
able to predict the device junction temperature and size the 
copper pad with small errors. 
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Abstract− A multiobjective Pareto optimization routine is proposed to systematically assess the concepts
with respect to the annual degradation, annual energy loss, volume and cost of a PV microinverter. As
an important performance criterion, the reliability is included in the multiobjective optimization, which
previously has not been discussed in the literature. Thus, a practical trade-off can be made among annual
degradation, annual energy yield, volume and cost for the PV microinverter. Firstly, the operation principle
and characteristics of the inverter stage operating in the boundary conduction mode (BCM) are detailed for
the waveform modeling. Then, the components parameters are characterized and the electro-thermal models
are developed for the microinverter system. After that, the critical performance metrics, i.e., reliability, cost,
and volume, are modeled before the multiobjective Pareto optimization is conducted. A one-year mission
profile from Arizona, US, is employed for the calculations of the annual energy loss and accumulative
damage.
I. INTRODUCTION
Photovoltaic (PV) inverters can be classified into three categories: central inverters, string inverters, and microin-
verters. Compared with the first two categories, microinverters feature more advantages in low-power applications
due to the module-level maximum power point tracking (MPPT) capability, low system installation effort, easy
monitoring and failure detection, and better safety [1]–[4]. Nevertheless, there are still some challenges for mi-
croinverters:
• The power conversion efficiency of microinverters is still relatively low compared with transformerless string
inverters (e.g., a peak efficiency of 99.2% is reported in [5]); thus, the efficiency performance of microinverters
needs to be improved to strengthen their advantages concerning energy yields [3];
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Fig. 1. Configuration of a two-stage grid-connected PV microinverter system.
• There is a trend that a PV microinverer will be integrated into a PV module [6], [7], which implies that the
microinverter should be more compact;
• The panel-embedded microinverter may be inevitably heated up by the PV panel, accelerating the degradation
of components [8], [9];
• Due to the higher number of converters, the microinverter-based PV systems may have a big overhead [3].
In the literature, three power conversion structures can be found for PV microinverters, i.e., the high-frequency-
link (single-stage) microinverter [10], pseudo dc-link microinverter [11], and dc-link (two-stage) microinverter [12],
[13]. The dc-link microinverters have the advantages of simpler structure, lower power decoupling capacitance,
easier grid voltage/var support, and easier performance optimization for each stage; therefore, they have attracted a
growing interest [7], [12], [14], [15]. Fig. 1 shows the configuration of a two-stage grid-connected PV microinverter
system. Typically, the front-end dc-dc converter is controlled to achieve the MPPT of the PV module, whereas the
inverter stage is used to regulate the dc-link voltage as well as to perform various grid-connection functions [7].
The performance metrics of a PV microinverter include efficiency, energy caption, grid integration, cost, volume,
reliability, etc. Most early studies as well as current work focus on the efficiency [3], [10], [12], [14], [16]–[20],
energy caption [21], [22], grid support function [7], [15], power decoupling [23]–[26], and levelized cost of energy
(LCOE) of PV microinverters [4], [27]–[29]. In the literature of PV microinverters, the most attention has been paid
to the power conversion efficiency, which could not only reduce the cost of energy but also improve system reliability
[14]. The efficiency improvement of a PV microinverter can be achieved by the innovations on converter topology
[16]–[18], modulation scheme [10], [12], control strategy [14], [19], [20], and system design (including component
selection, PCB design, cooling design, etc.) [3]. The energy caption enhancement of a PV microinverter system
can be realized by adopting a shade-tolerant (global) MPPT algorithm [21] or using a differential power processing
architecture [22]. To enable the grid-support functions, e.g., Volt/VAR support and harmonics mitigation, advanced
controls are applied to the two-stage microinverters in [7], [15]. A growing number of works have recently focused
on the both passive and active power decoupling techniques of PV microinverters for higher reliability or smaller
physical size [23]–[26]. Furthermore, one of the most popular benchmarking criteria for different PV microinverter
techniques is the levelized cost of energy (LCOE), which is widely adopted in industry, academia and government
[4], [27], [28]. The LCOE of a PV microinverter system can be lowered by reducing the system cost and increasing
the efficiency and reliability [29].
The lifetime/warranty of PV modules is about 25 years, but inverters have to be replaced every 5 to 10 years
[30], implying that the reliability of a microinverter needs improvement to get along with a PV module. Therefore,
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the reliability-oriented design of PV microinverters under a harsh environment is paramount [9], [31]. Based on a
failure mode and effects analysis (FMEA) survey for MLPE products [32], the loose connection of dc input and ac
output connectors, wear-out of dc-link electrolytic capacitors, varistor failure-short from the surge, and degradation
of MOSFETs and diodes are identified as the top four failure modes. Due to the compound filled inside microinverter
enclosures, the erosion of critical components from humidity is prevented; thus, the temperature cycling is reported
as the most significant stressor that affects the reliability of microinverter products [32].
Recently, increasing effort has been made to the reliability of discrete power electronics components or modules
(e.g., IGBT [33], MOSFET [34], and capacitor [35]).In the literature, only a few studies focused on the microinverter
reliability can be found, and most of them use the MIL-HDBK-217 handbook [36] to determine the failure rates
of microinverters [37], [38]. Unfortunately, the constant failure rates only describe the large-population statistics
of random failures, and the wear-out failure is not considered. Meanwhile, the MLPE market is relatively nascent
and there is not enough long-term usage data or independent reliability testing; therefore, accelerated testing of
PV MI products is conducted in [8] for a long-term reliability prediction. It turns out that the times-to-failure of
microinverters from different manufacturers deviate significantly due to the design. Based on a system-level electro-
thermal model, a wear-out failure analysis and improvement on a PV microinverter is conducted in [14]. However,
other performance metrics, e.g., cost and volume, are not taken into account.
The multiobjective optimization of power electronics enables designers to make the trade-off among multiple
performance metrics. During the last decade, the efficiency plus power density Pareto optimizations of a power
factor correction (PFC) rectifier, LC output filters, inductive power transfer coils, switched capacitor converters
have been presented in [39]–[42], respectively. Recently, another important goal, cost, is also taken into account
in the multiobjective Pareto optimization of dual active bridge (DAB) converters [43]. However, another crucial
performance criterion, reliability, is still neglected in the existing multiobjective optimization literature. On the
other hand, only a few papers can be found for the multiobjective optimization of PV microinverters. In [44], a
comparative study on different microinverter architectures is conducted to make a trade-off between efficiency and
Volt/VAR support capability. Dong etal [7] presents a detailed procedure considering multiple performance metrics
(e.g., efficiency, cost, and reliability) and compliances (e.g., EMC and safety compliance, and agency compliance);
however, only part of the design possibilities are explored, and therefore, the design may not be Pareto optimal.
In light of the limitations of current research, this paper proposes a systematic routine for the multiobjective
(including the annual damage, annual energy loss, volume, and cost) Pareto optimization of a PV microinverter.
Firstly, the operation principle and characteristics of the inverter stage in the boundary conduction mode (BCM)
are detailed for the waveform modeling. Then, the components parameters are characterized and the electro-thermal
models are developed for the microinverter system. After that, the critical performance metrics, reliability, cost, and
volume, are modeled before the multiobjective Pareto optimization is conducted.
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Fig. 2. Schematic of the proposed two-stage PV microinverter.
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Fig. 3. (a) Parasitic output capacitors of GaN transistors in a bridge-leg; (b) Equivalent output capacitor of the bridge-leg.
II. OPERATION PRINCIPLE AND CHARACTERISTICS OF THE PROPOSED PV MICROINVERTER
A. Topology Description
Fig. 2 shows the proposed two-stage PV microinverter topology which consists of a dual-mode-rectifier based
series resonant converter (DMR-SRC) as the font-end stage and a full-bridge inverter as the secondary stage. The
main functions of the front-end stage dc-dc converter include allowing the PV panel to achieve the maximum power
point tracking (MPPT), providing galvanic isolation and stepping up the low PV voltage to the high dc-link voltage.
Due to the dual-mode rectification, the dc-dc stage can handle a wide PV output voltage range while maintaining
high efficiencies. The detailed operation principles, characteristics and experimental verifications have been given in
[18]. The main focus of this paper is the design optimization of the inverter stage composed of the active switches
S7 − S10, filter inductor Lf and capacitor Cf .
B. Boundary-Conduction-Mode Operation
The inverter is controlled to operate in the boundary conduction mode(BCM) [45] such that the active switches
S7 − S10 can achieve ZVS. The bridge leg S7 − S8 operates at high frequencies whereas the other bridge leg
S9−S10 is synchronous with the grid voltage vg . In the positive half line cycle, i.e., vg > 0, S10 will be controlled
to operate in the the on state and S9 will be kept in the off-state; when the grid voltage enters into its negative
half cycle, i.e., vg < 0, then S10 will be turned off, and S9 will be kept in the on state. Due to the symmetry of
topology and operation, only the positive half line cycle is analyzed.
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When vg > 0 and S10 are kept on, the inverter can be regarded as a buck dc-dc converter with a varying
output vg , as shown in Fig. 3. The ZVS realization of a switching leg relies on the charging and discharging the
parasitic output capacitors of switches. The parasitic output capacitor of a GaN HEMT is highly nonlinear and
it varies with respect to its drain-source voltage vds, as illustrated in Fig. 3(a). For a bridge leg, e.g., S7 − S8,
the two parasitic output capacitors are in parallel in capacitance but in series in the drain-source voltage, i.e.,
Ceq(vef ) = Ceq(vds8) = Coss7(vds7)||Coss8(vds8) = Coss7(Vdc − vds8)||Coss8(vds8). Thus, the equivalent output
capacitance of a bridge leg is a bathtub curve with respect to the bridge output voltage vef . The charge stored in
a capacitor, e.g., Qoss7, can be obtained by
Qoss7(Vds) =
∫ Vds
0
Coss7(vds)dvds =
∫ 0
Vds
Coss7(vds)dvds (1)
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where Vds is the starting or ending voltage when fully discharging or charging a capacitor. For the half-bridge
composed with the two parasitic capacitors Coss7 and Coss8, the required charge to fully charge or discharge Ceq
can be calculated by
Qreq(Vdc) = 2Qoss7(Vdc) = 2Qoss8(Vdc) (2)
With the BCM modulation, the triangular inductor current iLf has two bounds, i.e., the upper bound ipk and
the lower bound ivl, as shown in Fig. 4(a). The average inductor current, i.e., the gray dashline, equals to the
grid current. The lower bound of the triangular inductor current is used to achieve ZVS of S7 and S8. In order to
minimize the conduction losses, the inductor rms current should be kept possibly low. Therefore, the lower current
bound ivl should be maintained small in the absolute value under the condition of ZVS. Thus, when the grid voltage
vg changes over time, the mathematical expression of the lower bound ivl varies as well.
Case I: vg < Vdc/2
In this case, the inductor current iLf and the drain-source voltage of S8, vds8, are shown in Fig. 4(b). Seven
intervals can be identified over a switching cycle [t0, t7] (see Figs. 3 and 4(b)):
Interval 1 [t0, t1]: S7 is turned on whereas S8 is in the off state. Thus, inductor current iLf increases linearly as
iLf (t) =
Vdc − vg
Lf
(t− t0) (3)
Interval 2 [t1, t2]: at t1, S7 is turned-off, and thus the positive inductor current iLf begins to charge Coss7
and discharge Coss8. Before vds8 (i.e., veq) falls to Vdc/2, the inductor current iLf can be approximated as being
increasing as (3) due to the high nonlinearity of Ceq (see Fig.3); it has been demonstrated in [39] that this kind of
approximation lead to a negligible error for the inductor current waveform. When the charge provided by iLf from
t = t1 equals Qreq/2, the voltage vds8 (i.e., veq) decreases to Vdc/2 (see Fig. 3). According to the linear switching
model proposed in [39], the voltage vds (= veq) steps down from the dc-link voltage Vdc to 0.
Interval 3 [t2, t3]: at t2, vds8 = 0 and the inductor current starts being discharged as
iLf (t) = ipk −
vg
Lf
(t− t2) (4)
Interval 4 [t3, t4]: At t = t3, the charge provided by iLf equals to Qreq, and thus vds8 declines to 0. From
this time instant, the body diode of S8 begins conducting, and S8 can achieve ZVS-on with a turn-on gate signal
applied subsequently. In this stage, the inductor current is still decreasing as (4).
Interval 5 [t4, t5]: The inductor current iLf falls to 0 at t = t4, from which iLf becomes negative and begins
flowing through the drain-source channel of S8 instead of its body diode.
Interval 6 [t5, t6]: At t5, S8 is switched off, and thus the negative inductor current begins charging Coss8 and
discharging Coss7. Before vds8 climbs to Vdc/2, the inductor current iLf keeps linearly decreasing as (4).
Interval 7 [t6, t7]: At t6, the charge accumulated from t5 amounts to Qreq/2, and vds8 reaches Vdc/2. Then, the
valley inductor current ivl is reached and the inductor current iLf starts linearly rising with the slope as in (3).
When the charged accumulated from t5 reaches Qreq, vds8 rises to Vdc, and vds7 falls to 0. Subsequently, S7 can
be turned on under ZVS.
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Preferably, the accumulated charges during [t5, t6] and [t6, t7] both are equal to Qreq/2 in order to achieve the
minimum inductor rms current. Therefore, the timing of gate drive signals is crucial, i.e., S8 should be turned off
at iLf = ir1 while iLf is decreasing, and S7 should be turned on at iLf = 0 while iLf is increasing.
Case II: vg > Vdc/2
The operation principle in case II is similar with that in case I, as illustrated in Fig. 4. Likewise, seven intervals
can be identified over a switching period. The operation in the first four intervals is the same as that in case I, and
therefor it is not repeated.
Interval 5 [t4, t5]: The inductor current iLf falls to 0 at t = t4, at which S8 is turned off instead of being
maintained in the on state in case I. Thus, the inductor Lf begins to charge Coss8 and discharge Coss7. Because
of the high nonlinearity of Coss7 and Coss8, the inductor current can be approximated as being decreasing linearly
in this interval.
Interval 6 [t5, t6]: At t5, the valley inductor current ivl is reached, the charge accumulated from t5 amounts to
Qreq/2, vds8 reaches Vdc/2, and thus the inductor current iLf begins to linearly rise based on the linear switching
model [39].
Interval 7 [t6, t7]: An amount of charge of Qreq/2 is accumulated within the interval [t5, t6], which means that
vds8 has climbed to Vdc and vds7 has fallen to 0 at t = t6. Thus, S7 can be turned on under ZVS. During the
interval of [t6, t7], the inductor current iLf is still increasing but negative in direction.
It can be seen that in case II, S8 should be turned off at iLf = 0 while iLf is decreasing, and S7 should be
turned on at iLf = ir2 while iLf is increasing.
C. Characteristics
As aforementioned, in order to achieve ZVS while maintaining the lowest conduction losses, the turn-off of S8
and turn-on of S7 occur at iLf = ir1 and iLf = ir2, respectively. The two switching currents ir1 and ir2 vary over
a line cycle, and they can be obtained by solving the geometry problems shown in Fig. 4(b) and (c):
ir1 =



−
√
LfQreq(Vdc−2vg)
Lf
, vg <
Vdc
2
0, vg ≥ Vdc2
(5)
ir2 =



0, vg <
Vdc
2
−
√
LfQreq(2vg−Vdc)
Lf
, vg ≥ Vdc2
(6)
Similarly, the peak and valley inductor currents ipk and ivl can be obtained as
ipk=



2ig +
√
Qreq(Vdc−vg)
Lf
, vg <
Vdc
2
2ig +
√
Qreqvg
Lf
, vg ≥ Vdc2
(7)
ivl =



−
√
Qreq(Vdc−vg)
Lf
, vg <
Vdc
2
−
√
Qreqvg
Lf
, vg ≥ Vdc2
(8)
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Fig. 5. Characteristics of currents and switching frequency over half a line cycle at different design parameters: (a) peak and valley inductor
currents at Lf = 50 µH, (b) peak and valley inductor currents at Lf = 250 µH, (c) switching frequency at Lf = 50 µH, (d) switching frequency
at Lf = 250 µH, (e) RMS currents iS7,rms, iS8,rms, iS10,rms and iLf,rms at Lf = 50 µH, (f) RMS currents iS7,rms, iS8,rms, iS10,rms
and iLf,rms at Lf = 250 µH
As can be seen, the two switching currents ir1 and ir2 and the valley inductor current ivl depend on Qreq, Lf , vg
and Vdc, but is independent of the grid current ig which represents the feed-in power. For the peak inductor current
ipk, however, it is also proportional to the grid current ig , as illustrated in Figs. 5(a) and (b) where Nunit denotes
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Fig. 6. Average RMS currents at different design parameters.
the number of die units inside the GaN eHEMT (S7 − S10). The current rating of a GaN eHEMT is achieved by
embedding different numbers of die units in parallel. With a different Nunit, the parasitic output capacitance Coss
of a GaN eHEMT will be also different, which will be detailed in Section III-A.
The switching frequency fs can be obtained by adding all the time durations from t0 to t7:
fs =



2Vdc
(
igLf+
√
LfQreq(Vdc−vg)
)
vg(Vdc−vg) , vg ≤
Vdc
2
2Vdc(igLf+
√
LfQreqvg)
vg(Vdc−vg) , vg >
Vdc
2
(9)
Then, the characteristics of the switching frequency fs versus time can be depicted at different operation conditions,
including the feed-in power PPV and the number of die units inside a GaN eHEMT (Nunit). As can be seen, the
switching frequency fs varies over half a line cycle. As the decrease of PPV and Nunit, the switching frequency
fs will be increased. When the filter inductance Lf is low (e.g., Lf = 50µH in Fig. 5), the highest switching
frequency at low powers may be unacceptably high, leading to high inductor losses and increased implementation
complexity.
It is assumed that in case I (see Figs. 4(b)) the inductor current iLf flows through S8 within [t2, t6] and through
S7 within [t6, t2]; in case II (see Figs. 4(c)), the inductor current iLf flows through S8 within [t2, t5] and through
S7 within [t5, t2]. Based on [46], the local rms values, iS7,rms and iS8,rms, of the switch currents for the positive
half line period can be derived as



iS7,rms =
√
1
3Ts
(
i2pkton − i2vl
Lf ivl
Vdc−vg
)
iS8,rms =
√
1
3Ts
(
i2pktoff − i2vl
Lf ivl
vg
)
iLf,rms = iS10,rms =
√
i2S7,rms + i
2
S8,rms
iS9,rms = 0
(10)
The real-time rms currents iS7,rms, iS8,rms, iS10,rms, and iLf,rms can be plotted at different Nunit, and Lf , as
shown in Figs. 5(e) and (f).
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Since the modulation for the negative half line cycle is complementary to the positive half cycle, all switches
have the same rms currents over a mains period:
IS7,rms = IS8,rms = IS9,rms = IS10,rms =
ILf,rms√
2
=
√
1
T0
∫ T0/2
0
(
i2S7,rms(t) + i
2
S8,rms(t)
)
dt (11)
Fig. 6 depicts the average RMS currents iS7,rms, iS10,rms, and iLf,rms at different design parameters, i.e., PPV ,
Nunit, and Lf . As can be seen, the RMS currents are remarkably increased with the power rise from 50 W to 300
W. As the increase of Nunit, the rms currents also become higher, but the increase is not significant. Furthermore,
it is seen that the RMS currents decrease with respect to Lf . However, the decrease becomes insignificant when
Lf exceeds a certain value.
III. PARAMETER CHARACTERIZATION AND ELECTRO-THERMAL MODELING
A. Parameter Characterization of GaN eHEMTs
For the series of 650-V GaN eHEMTs from GaN SystemsTM, the current rating and drain-source on-state
resistance of a transistor are achieved by employing different standard die units in parallel, as shown in Fig.7. The
numbers of die units inside GS66502B, GS66504B, GS66506T and GS66508B are 2, 4, 6, and 8, respectively.
Thus, their drain-source on-state resistances at 25 ◦C are inversely proportional to the number of die units Nunit,
i.e., Rds,on@20C = 200 mΩ for GS66502B [50], 100 mΩ for GS66504B [51], 67 mΩ for GS66506T [52], and 50
mΩ for GS66508B [53].
1) Normalized Drain-Source On-State Resistance: Due to the advanced GaNPX R© package, a very low parasitic
inductance (0.2 nH) can be achieved for the 650-V GaN eHEMTs [54]. As results, a fast turn-on/off is possible, the
turn-off loss of a GaN eHEMT can be as low as the energy stored in the parasitic output capacitor, and the drain-
source current flowing through the device can be evenly distributed to each die unit. Therefore, the characteristics
of a GaN unit are firstly investigated here.
Fig. 8 presents the dependence of the on-state resistance per unit rds,on on the drain-source current flowing through
a die unit, ids and the junction temperature Tj . As can be seen, the drain-source on-state resistance per GaN unit
increases with respect to the junction temperature Tj and drain-source current ids. All the four GaN eHEMTs have
almost the same performance for the normalized on-state resistance rds,on. Therefore, the drain-source on-state
resistance of a GaN device with Nunit die units can be fitted as
Rds,on(Ids, Tj) =
ra exp(rbIds/Nunit) + rc exp(rdIds/Nunit)
Nunit
(12)
in which Ids = Nunitids is the total drain-source current flowing through the GaN device, ra, rb, rc, and rd
are junction temperature dependent parameters and can be fitted as ra = ra1 exp(ra2Tj), rb = rb1 exp(rb2Tj),
rc = rc1 exp(rc2Tj), and rd = rd1 exp(rd2Tj), where ra1, ra2, rb1, rb2, rc1, rc2, rd1, and rd2 are fitted coefficients.
2) Normalized Parasitic Capacitance: The switching performance and gate drive loss depend on the parasitic
capacitances of a GaN eHEMT, i.e., the input capacitance Ciss, the output capacitance Coss, and the reverse
capacitance Crss. The capacitances are proportional to the total die area of a GaN eHEMT. Based on the datasheets
[50]–[53], the capacitance per unit with respect to the drain-source voltage vds can be obatined, as shown in Fig.
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Fig. 7. Die and package of the 650-V GaN eHEMTs of GaN SystemsTM. (a) Microscopy images of four 650-V GaN dies [47]; The numbers
of die units inside GS66502B, GS66504B, GS66506T and GS66508B are 2, 4, 6, and 8, respectively. The total die area of GS66508P (12.3
mm2 [48]) is almost twice of that of GS66504B (6.1 mm2 [49]). (b) Package structure of GaN eHEMT GS66508P built up in Solidworks. (c)
Die and package areas of the GaN eHEMTs GS66502B, GS66504B and GS66508B.
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Fig. 8. Drain-source on-state resistance per 650-V GaN die unit of GaN Systems. The crosses represent the values from the datasheets [50]–[53],
and the dashed lines are the fitting results.
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Fig. 9. Normalized capacitance and charge per GaN die unit: (a) output capacitance, reverse capacitance and input capacitance per die unit
for a series of 650-V eHEMTs from GaN Systems, GS66502B, GS66504B, GS66506T and GS66508B, (b) fitted charge stored in the output
capacitance of a die unit.
9. It is seen that all the investigated GaN transistors, i.e., GS66502B, GS66504B, GS66506T, and GS66508B,
share the same normalized capacitance for the three capacitors, ciss, coss, and crss. Therefore, the actual parasitic
capacitance of a GaN eHEMT can be obtained by Ciss = Nunitciss, Coss = Nunitcoss, and Crss = Nunitcrss.
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Fig. 10. Measured efficiencies of the dc-dc stage in the PV microinverter prototype.
Particularly, the charge stored in the parasitic output capacitor Coss, i.e., Qoss, determines the ZVS realization of
a GaN eHEMT. Therefore, the characteristics of the output charge per unit, qoss, with respect to the drain-source
voltage vds are shown in Fig. 9(b). The parasitic output charge is governed by
qoss(Vds) =
∫ Vds
0
coss(vds)dvds =
∫ 0
Vds
coss(vds)dvds (13)
where Vds represents the starting or ending drain-source voltage when charging or discharging the parasitic output
capacitor coss. It can be seen that the parasitic output charge of a GaN device is also proportional to the embedded
die units inside. Fitting the normalized output charge yields
qossVds = qa exp(qbVds) + qc exp(qdVds) (14)
where qa, qb, qc and qd are fitted coefficients. Then the actual parasitic output charge Qoss can be derived by
Qoss = Nunitqoss.
B. Power Loss Modeling
1) DC-DC Stage: Since both the dc-dc stage and the inverter stage are integrated into the same PCB, and they
will be enclosed by a aluminum case, the power losses of the dc-dc stage will affect the enclosure temperature.
Therefore, the power loss characteristic of the dc-dc stage needs to be taken into account. A 60-cell PV module,
JinkoSolar JKM300M-60 [55], is assumed to supply the microinverter. The dc-dc stage enables the PV module to
operate at maximum power points (MPPs) irrespective of the solar irradiance SI and ambient temperature Ta. The
measured efficiency of the font-stage dc-dc converter is shown in Fig. 10 [18]; then a power loss lookup table can
be created with respect to the maximum power point, i.e., the input voltage Vin and power Pin.
2) GaN eHEMTs S7−S10: Since all GaN eHEMTs in the inverter stage, i.e., S7−S10, can achieve ZVS, their
switching loss can be neglected. Thus, only the conduction loss Pl,S7 is taken into account, and it can be obtained
as
Pl,S7 =
1
T0
∫ T0
0
i2S7(t)Rds,on(iS7, Tj)dt ≈
1
T0
M∑
m=1
i2S7,rms(m∆t)Rds,on(iS7,rms, Tj)∆t (15)
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where iS7 and iS7,rms are the real-time current and rms current flowing through S7, and Rds,on is the drain-source
on-state resistance of S7. It is noted that Rds,on depends on both the drain-source current iS7 and the junction
temperature Tj , as illustrated in Fig. 8.
3) Filter Inductor Lf : The planar ER cores have shorter mean turn lengths than EE cores, and therefore provide
lower winding resistances for the same core area. The ferrite material 3C95 features a flat power loss density curve
with respect to temperature [56]. Hence, the four standard 3C95 ER cores, ER18/3.2/10, ER23/3.6/13, ER25/6/15,
ER32/6/25, are chosen as the candidate to implement the filter inductor Lf .
The power losses of the filter inductor Lf consist of the core loss and the winding loss. Since he magnetic cores
are excited with nonsinusodial voltages, and the core loss density can be calculated with the improved generalized
Steinmetz equation (iGSE) [57]
Pv =
1
Ts
∫ Ts
0
ki
∣∣∣∣
dB
dt
∣∣∣∣
α
(∆B)
β−α
dt (16)
where
ki =
k
(2π)
α−1 ∫ 2π
0
|cosϕ|α2β−αdϕ
(17)
α, β and k are Steinmetz coefficients of the material 3C95, Ts is the excitation period, B is the real-time magnetic
flux density, and ∆B is the peak-peak flux density.
Mathematically, the inductor current over a line cycle T0 can be expressed as a Fourier series. Then, the inductor
winding loss Pwl,Lf can be obtained by
Pwl,Lf =
K∑
k=0
I2Lf,rms,kRac,k (18)
where k represents the harmonic order, K is the highest harmonic order considered, ILf,rms,k is the rms value of
the kth harmonic of iLf , and Rac,k is the resistance of a conductor at the frequency of kf0.
Meanwhile, the AC resistance of the winding increases dramatically with respect to frequency due to the skin
effect and proximity effect, and it can be calculated with the Dowell equation:
Rac,k = Rdc
ξ
2
(
sinh ξ + sin ξ
cosh ξ − cos ξ + (2m− 1)
2 sinh ξ − sin ξ
cosh ξ + cos ξ
)
(19)
where Rdc is the dc resistance of a conductor in the winding, Rac,k is the ac resistance of the conductor at the
frequency kf0, ξ =
√
πd/(2δk), d is the conductor diameters, δk is the skin depth of the conductor at the frequency
kf0, and m is the number of the layer under consideration.
C. Thermal Modeling
Most of the PV microinverter products on the market are filled up with high-thermal-conductivity compound [14]
in order to improve the cooling performance and protect the converters from humidity erosion. For the proposed
microinverter, it is implemented with a four-layer PCB and will be enclosed in an aluminum enclosure with a
thickness of 2 mm and a dimension of 150 mm × 100 mm × 20 mm by natural cooling. Likewise, the enclosure
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Fig. 11. Thermal impedance network of an enclosed converter system. (a) Junction-ambient thermal impedances represented by Cauer thermal
models. (b) Junction-enclosure thermal impedances composed of multi-order Foster thermal models. (c) Equivalent enclosure-ambient thermal
impedance represented by a multi-order Foster thermal model.
will be filled up with elastic 2-component polyurethane casting compound whose thermal conductivity (0.7 W/(K·m))
is almost 30 times higher than that of still air [58].
The heat propagation from components to the ambient can be divided into three parts, i.e., from the junc-
tion/hotspot to the case, from the case to the enclosure, and from the enclosure to the ambient, as shown in Fig.
11(a). The thermal behavior of a system can be modeled by a series of lumps of thermal resistance R and capacitance
C which together are referred as the thermal impedance Z. According to the connection of RC lumps, they can be
grouped into the Foster and Cauer-type thermal networks. The Cauer RC network enables the series connection of
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i) Obtain the Cauer-circuit parameters of the junction-
case thermal impedances (Zjck) of GaN eHEMTs from 
datasheet
ii) Perform FEM simulations and obtain the fitted 
Foster-circuit parameters of the case-enclosure thermal 
impedances (Zcek) of GaN eHEMTs
iii) Transform the Foster circuits of the case-enclosure 
thermal impedances into Cauer circuits (cf. green dashed 
boxes in Fig. 11(a))
iv) Connect the junction-case and case-enclosure 
subsytems by Cauer circuits (cf. Fig. 11(a))
v) Transform the junction-enclosure Cauer circuits into 
Foster models, i.e., from Fig. 11(a) to Fig. 11(b) 
vi) Perform FEM simulations for the equivalent 
enclosure-ambient thermal impedance ea (cf. Fig. 11(c)) 
at different total power losses and ambient temperatures. 
vii) Fit ea as a multi-order Foster model. 
Fig. 12. Proposed flowchart of the thermal impedance network derivation for the long-term junction temperature calculation.
subsystems, and therefore it is considered accurate to predict the temperature of a system [59]. However, the Cauer
model parameters are normally hard to derive because the internal geometry, materials, and effective heat path of
devices all have to be determined [59].
The Foster RC network is built by fitting the measured temperature dynamics of devices, which means that it
is only a behavioral description of a subsystems but no true physical description. Therefore, it is not appropriate
to connect multiple Foster-type thermal subsystems; otherwise, there will be a significant error for the temperature
prediction [59], [60]. Fortunately, the Foster-type circuit can be transformed into a Cauer circuit which allows
for the construction of the thermal models of the complete system [60]. On the other hand, the mathematical
representation of the Cauer form is much more complicated than the Foster equation. The Cauer-model parameters
cannot be directly used for fast discrete temperature calculation. Therefore, the system-level Cauer model has to be
transformed back into a Foster-type circuit for fast discrete temperature calculation.
A system-level thermal modeling method is proposed for the enclosed PV microinverter system, as shown in
Fig. 12. With the derived thermal impedances, the junction temperature of the kth eHEMT can be obtained by the
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Fig. 13. (a) Vertical structure of a bottom-cooled GaN eHEMT with the GaNPX R© package; (b) Four-layer Cauer-type junction-case thermal
impedance model.
incremental convolution equations, i.e.,



∆Tjek(x+ 1) =
N∑
n=1
[
∆Tjek,n(x)e
−t/τk,n + Plk(x)Rk,n(1− e−t/τk,n)
]
∆Tea(x+ 1) = ∆Tea(x)e
−t/τea,eq + Pl,tot(x)Rea,eq(1− e−t/τea,eq )
Tjk(x+ 1) = ∆Tjek(x+ 1) + ∆Tea(x+ 1) + Ta
(20)
where x represents the number of steps in calculation, ∆Tjek is the junction-enclosure temperature difference of the
kth device, ∆Tjek,n is the junction-enclosure temperature difference calculated by the nth Foster RC lump (i.e.,
Rk,n and τk,n/Rk,n), Plk is the power loss of the device, ∆Tea is the enclosure-ambient temperature difference,
and Ta is the ambient temperature.
The detailed thermal modeling of Zjc, Zce and ψea for the PV microinverter system are as follows:
1) Junction-Case Thermal Impedance of GaN eHEMTs: The vertical structure of a bottom-cooled GaN eHEMT
with the GaNPX package is shown in Fig. 13(a). For the heat transferred from the junction to case, there are four
layers involved, i.e., a GaN die layer, a Si layer, an attachment layer, and a copper base layer. Thus, the Cauer-type
junction-case thermal model can be illustrated in Fig. 13(b), where the Cauer-type RC parameters can be derived
based on the geometry dimension and material property of each layer. The thermal resistance can be calculated
by Rth = d/(λ · Ac), where d is the layer thickness, λ is the material thermal conductivity in W/(m-K), and
Ac is the chip area. The junction-case thermal capacitance is governed by Cth = c · ρ · d · Ac, where c is the
specific heat in Ws/(gK), and ρ is the material density in g/m3. It is obvious that the junction-thermal resistance is
theoretically inversely proportional to the total chip area Ac or the number of die units Nunit whereas the thermal
capacitance is directly proportional to Ac or Nunit. The RC parameters of each layer of the 650-V GaN eHEMTs
(GS66502B, GS66504B, GS66508B) are extracted from the datasheets [50], [51], [53]. Then the normalized thermal
resistance rjcn and capacitance cjcn (i.e., the thermal resistance and capacitance per die unit) can be obtained by
rjcn = RjcnNunit and cjcn = Cjcn/Nunit, where n represents the layer number. For different numbers of units
Nunit, the normalized thermal resistance cjcn and capacitance cjcn of each layer are almost the same, as illustrated
in Fig. 14.
The thermal performance of a GaN eHEMT is also determined by the cooling system which may vary sig-
nificantly with different designs. Most of the PV microinverter products on the market are filled up with high-
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(a)
(b)
Fig. 14. Normalized thermal resistance and capacitance of each layer for the 650-V GaN Systems eHEMTs GS66502B (Nunit = 2), GS66504B
(Nunit = 4) and GS66508B (Nunit = 8). (a) thermal resistance per unit; (b) thermal capacitance per unit.
thermal-conductivity compound [14] in order to improve the cooling performance and protect the converters from
humidity erosion. However, the compound reinforces the thermal cross coupling among the components inside the
microinverter enclosure. The heat propagation from the components to the ambient can be divided into three parts,
i.e., from the junction/hotspot to the case, from the case to the enclosure, and from the enclosure to the ambient.
For the first two heat transfer paths, heat conduction is the main way, whereas the third heat transfer path, i.e.,
from the enclosure to the environment, involves all the three heat transfer approaches, heat conduction, convection
and radiation. The heat transfer rate of convection is related to the temperature gap between the enclosure surface
and the circumstance, whereas the radiation intensity depends on the absolute temperatures [?]. The participation
of convection and radiation makes the whole thermal system nonlinear [14].
2) Case-Enclosure and Junction-Enclosure Thermal Impedance of GaN eHEMTs: The conduction is the main
heat transfer way inside the compound-filled enclosure. For the heat transfer from the case to the enclosure, it is
quite difficult to perform an analytical characterization because of the irregular geometry of heat transfer medium.
Hence, detailed structure models of all main components, enclosure, and PCB (including traces and vias) are
built in ANSYS/Icepak based on real dimensions and material properties, as shown in Fig. 15. To extract the
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Fig. 15. FEM simulation model built in Ansys/Icepak. (a) Percentage of copper on the PCB top layer; (b) Enclosure, PCB (including traces
and vias) and main components of the PV microinverter.
case-enclosure thermal impedance of eHEMTs, multiple system-level FEM simulations are conducted for the three
cases of S7 − S10 being implemented with GS66502B, GS66504B or GS66508B, as shown in Fig. 16(a). Since
GS66502B and GS66504B have the same package dimension, their case-enclosure thermal impedances are the
same. Meanwhile, it is noticed that the Zce difference among S7 − S10 are negligible. Therefore, the average Zce
of S7 − S10 is obtained to represent their case-enclosure thermal impedance, as shown in 16.
Then, the average Zce curves are fitted as multiorder Foster models which are further transformed into Cauer
models with the method proposed in [60]. Thus, the junction-case and case-enclosure Cauer-type RC circuits can
be connected in series, as shown in 17. At low and high frequencies, Zje is dominated by Zce and Zjc, respectively.
Finally, the junction-enclosure thermal impedance curves are fitted as multiorder Foster models in order to perform
fast numerical calculation for one year data.
3) Enclosure-Ambient Thermal Impedance of System: All the three heat transfer ways, i.e., conduction, convection
and radiation, are involved in the heat propagation from the enclosure to ambient environment. Therefore, its heat
transfer coefficient depends on the temperatures of enclosure and ambient environment. The enclosure has a thickness
of 2 mm and is made of aluminum with a high thermal conductivity (205 W/(m·K)). Thus, the enclosure is almost
isothermal. To obtain the equivalent enclosure-ambient thermal impedance ψea (see 11), multiple FEM simulations
are conducted at different total power losses and ambient temperatures, as shown in 18. Then, the FEM simulation
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GS66508B
(a) 
(b) 
Fig. 16. Case-enclosure thermal impedance of S7 − S10 implemented with different GaN eHEMTs (GS66502B, GS66504B and GS66508B):
(a) FEM simulations for S7 − S10, (b) fitted case-enclosure thermal impedance.
GS66508B
Zjc, Cauer model, datasheet
Zce, Cauer model, FEM
Zje , Cauer model
Zje , Foster model, Fitted
GS66504B
GS66502B
(s)
Fig. 17. Junction-enclosure thermal impedance of GaN eHEMTs GS66502B, GS66504B and GS66508B.
results are fitted as a first-order Foster model
ψea = Rea,eq
(
1− e−t/(Rea,eqCea,eq)
)
(21)
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Pl,tot = 1.8 W
Pl,tot = 7.2 W
Pl,tot = 12.6 W
Pl,tot = 18 W
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Fig. 18. Equivalent enclosure-ambient thermal impedance ψea at different ambient temperatures and power losses: (a) the ambient temperature
Ta = 20◦C, (b) Ta = 40◦C, (c) Ta = 60◦C.
where Cea,eq is found to be constant as 1100 J/K but Rea,eq is a function of the total power loss and ambient
temperature, i.e., Rea,eq = (1.742P−0.114l,tot )(1.8− 7.48× 10−3Ta).
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Fig. 21. Measured maximum source-drain/drain-source on-state resistance RSD,max/RDS,max and junction temperature swing ∆Tj with
respect to the number of cycles Noc for the forward and reverse power cycling tests. The two parameters, RSD,max/RDS,max and ∆Tj are
monitored online by an oscilloscope and an infrared thermal camera, respectively.
IV. MODELING OF LIFETIME, COST AND VOLUME
A. Lifetime Modeling of GaN eHEMT
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Fig. 22. Measured threshold voltage Vth, source-drain/drain-source on-state resistance RSD,max/RDS,max, and drain-source leakage current
IDSS with respect to the number of cycles for the forward and reverse power cycling tests. The devices under test are periodically detached
from the power cycling test setup, and then these offline parameters can be periodically measured by using a curve tracer.
TABLE I
RESULTS OF THE POWER CYCLING TESTS ON SIX GS66508P SAMPLES
DUT No.
Junction temperature swing
∆Tj (◦C)
Mean junction temperature
Tjm (◦C)
No. of cycles to failure
Nocf
Mean No. of cycles to failure
Nocf,m
Failure mode
#1 Reverse mode 99.9 101.1 160 × 103 160 × 103 ∆Tj + 20%
#2 Reverse mode / / 74 × 103 − 106 × 103 90 × 103 IDSS + 100%
#3 Reverse mode 100.2 102.4 214 × 103 − 305 × 103 260 × 103 IDSS + 100%
#1 Forward mode 124.2 85.8 49 × 103 − 73 × 103 61 × 103 RDS,max + 20%
IDSS + 100%
#2 Forward mode 124.1 88.3 22 × 103 22 × 103 RDS,max + 20%
#3 Forward mode 120.1 86.2 38 × 103 38 × 103 RDS,max + 20%
1) Power Cycling Tests: DC power cycling (PC) tests [61] on the GaN eHEMT GS66508P have been conducted
to obtain the degradation characteristic and lifetime model of the 650-V GaN eHEMTs with respect to thermal
stresses. The photo and vertical structure of a device under test (DUT) are shown in Fig. 19 , and the principle of
the DC power cycling test [54], [62], [63] is illustrated in Fig. 20. The tests are divided into two types: forward
PC test and reverse PC test.
• Forward PC Test: in this mode, the gate of the DUT, i.e., a GaN eHEMT, is always triggered, and a periodical
forward current I flows through the transistor. Then the conduction loss generated inside the DUT heats up
itself periodically.
• Reverse PC Test: in this mode, the periodical current I flows through the DUT in the reverse direction, i.e.,
from the source to the drain. Likewise, the DUT is heated up periodically by its conduction loss.
During the PC tests, a few critical parameters are measured online or offline to diagnose the normality of an aging
DUT. The online parameters, i.e., the junction temperature swing ∆Tj and the maximum source-drain/drain-source
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Fig. 23. SAM images of DUTs before and after PC tests.
on-state resistance RDS,max/RSDmax, are monitored in real time during the PC by an infrared thermal camera and
an oscilloscope, respectively. For the offline parameters, i.e., the gate-source threshold voltage Vth, the drain-source
on-state resistance RDS,on, the source-drain on-state resistance RSD,on, and the drain-source leakage current IDSS ,
they are measured periodically by detaching the DUT from the PC test setup and using a curve tracer. The online
and offline parameters are used to indicate the degradation of the DUT with respect to the number of cycles.
Compared with the initial values before PC, a +20% increase in ∆Tj , RDS,max, RSD,max, RDS,on or RSD,on, a
±20% change in Vth, or a +100% increase in IDSS during the PC test indicates the failure of the DUT. Finally,
the failure mode and mechanism can be analyzed, and a preliminary lifetime model can be derived.
As shown in Table I, two sets of PC tests on six DUTs have been carried out under two different stress conditions:
1) 3 DUTs in the reverse mode, the junction temperature swing ∆Tj ≈ 100 ◦C and the mean junction temperature
Tjm ≈ 100 ◦C; 2) 3 DUTs in the forward mode, ∆Tj ≈ 125 ◦C and Tjm ≈ 87.5 ◦C. DUT#1 in the reverse mode
and DUT#1 in the forward mode are selected as a representative for each stress condition. Fig. 21 shows the online
parameters RSD,max/RDS,max and ∆Tj with respect to the number of cycles Noc. As can be seen, both online
parameters are maintained at the levels close to the initial values at the early life stages. When the number of cycles
Noc exceeds a certain point, both online parameters start taking off, i.e., rise sharply over Noc.
Fig. 22 presents the measured data of offline parameters for the DUT#1 in the reverse mode and the DUT#1 in the
reverse mode. Significant changes in Vth and RSD,on/RDS,on have not been observed by the end of the tests. For
the drain-source leakage current IDSS , however, there is a pronounced variation observed. As aforementioned, six
DUTs in total have been tested. A noticeable IDSS rise occurs to five of the six GaN transistor samples. The failure
modes of three DUTs are IDSS failure. It should be noted that if the failure is decided by the offline parameters,
then the number of cycles to failure is an interval, instead of an exact number as the offline characterization is
conducted infrequently.
2) Failure Mechanism Analysis: Two failure phenomena of GaN eHEMTs have been observed: thermal con-
ductivity degradation and IDSS failure [54], [62], [63]. For the thermal conductivity degradation of semiconductor
devices, it can be explained by the bond wire lift off and solder joint fatigue from thermo-mechanical stresses
[64]. There is no bond wire used in the GaNPX R© package; therefore, the solder joint fatigue is the main failure
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mechanism. The solder joint fatigue of the aged samples is investigated by scanning acoustic microscope (SAM)
analysis. Fig. 23 presents the thermal image taken from the topside of a GaN DUT during PC and the SAM images
of DUTs before and after PC tests. It is seen that the thermal stress is mainly focused on the thermal pad (TPAD)
region of the discrete GaN device. Normal quality of the solder joints is observed in the SAM images before the
PC test, whereas the apparent delamination of solder joints can be observed from the SAM images after the PC
test. The solder joint delamination under the TPAD confirms the observed thermal conductivity degradation during
PC tests (see Fig. 21).
The second failure mode is the drain-source leakage current IDSS increase. The failures of DUTs#2#3 in the
reverse mode and DUT#1 in the forward mode are decided by the IDSS limit. The in-depth analysis on the IDSS
failure can be found in [63]. It is confirmed in [63] that the cause of the IDSS failure lies in the GaN semiconductor
device, instead of the DUT structure or the GaNPX R© package.
3) Preliminary Lifetime Model: The relationship between the number of cycles to failure Nocf of a GaN HEMT
and the applied stresses (mean junction temperature Tjm and junction temperature swing ∆Tj) can be modeled by
the Coffin-Manson-Arrhenius equation [65]:
Nocf = A(∆Tj)
−n exp
(
Ea
kb(Tjm + 273)
)
(22)
where the activation energy Ea = 1.8 eV [66], kb = 8.62 × 10−5 eV/K is the Boltzmann constant, and the two
parameters A = 1.92 × 1011 and n = 15.18 are obtained from the DC power cycling test results (see Table I). It
should be noted that the built lifetime for the 650-V GaN eHEMTs is preliminary and needs more comprehensive
experimental verifications. Nevertheless, it is used in this research to evaluate the wear-out performance of GaN
eHEMTs.
As for the damage accumulation, the commonly used Miners rule, which assumes that the damage accumulates
linearly [67], is employed, i.e.,
Dmg =
∑
k
Noc,k
Nocf,k
(23)
where Nocf,k is the number of cycles to failure under the specific Tjm and ∆Tj , and Noc,k is the number of
cycles of the same loading stress during the period of operation time under consideration. The device fails when
the damage Dmg is accumulated to 1.
B. Cost and Volume Modeling of GaN eHEMT and Planar Inductor
1) Cost: A survey on the market price of 650-V GaN eHEMTs, 3C95 ER magnetic cores and Litz wires was
conducted at Mouser ElectronicsTM [68], Digi-Key ElectronicsTM [69] and HSM WireTM [70] in spring 2018. The
minimum ordering quantities (MOQs) are 1000 pieces for the GaN transistors, 500 sets for the magnetic cores,
and 50 kg for the Litz wires. Fig. 24(a) shows the market price of GaN eHEMTs with different numbers of die
units. As can be seen, the transistor price increases linearly with respect to the number of die units Nunit inside
the transistor. The price of GaN Systems 650-V eHEMTs can be fitted as [71]
Cost = Cost,pack + cost,unitNunit (24)
where cost,unit = 1.1 e/unit is the specific price per die unit and Cost,pack = 6 e is the package related price.
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Fig. 24. Market prices of (a) GaN Systems 650-V GaN eHEMTs with different number of die units, (b) magnetic cores with different sizes,
and (c) Litz wires with different numbers of strands Nstr and strand diameters dstr .
The prices of 3C95 ER cores from FerroxcubeTM are shown in Fig. 24(b). It is seen that the price increases with
respect to the core size for the three big cores, ER23/3.6/13, ER25/6/15 and ER32/6/25. For ER18/3.2/10, it has the
smallest size and therefore has the least material consumption. However, the small size of ER18/3.2/10 may increase
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Fig. 25. Volume of GaN eHEMTs and inductors.
the manufacturing cost. Hence, the smallest size of core, ER18/3.2/10, is not the cheapest. Nevertheless, there is
no significant price difference among the four selected cores. The inductor core price only takes about 2%− 3.8%
of that of four GaN eHEMTs. Therefore, the cost of the inverter stage is dominated by the GaN eHEMTs.
For the cost of Litz wire in the inductor Lf , it depends on many factors, e.g., the number of strands Nstr, the
strand diameter dstr, the minimum order quantity, and the market copper price [72]. Multiple quotas were made at
HSM WireTM [70] for the Litz wires with difference parameters, as shown in Fig. 24(c). It is seen that the specific
cost of Litz wire increases with respect to the increase of Nstr and the decrease of dstr, and can be fitted as
cost,Litz = c0 + cN1Nstr + cd1dstr + cN2N
2
str + cNdNstrdstr + cd2d
2
str (25)
where c0, cN1, cd1, cN2, cNd and cd2 are fitting parameters.
2) Volume: The volumes of the 650-V GaN eHEMTs and ER cores are calculated based on the datasheets
[50]–[53], [73], as shown in Fig. 25. The gate drive circuits are the same for different GaN eHEMTs, i.e.,
GS66502B/04B/06T/08B. Therefore, the only difference lies in the volumes of themselves. However, the largest
size of GaN eHEMT, GS66508B, only accounts for 1.5% of the volume of the smallest inductor ER18/3.2/10.
Therefore, the volume of the inverter stage is dominated by the inductor Lf .
V. COST-VOLUME-RELIABILITY PARETO OPTIMIZATION OF THE MICROINVERTER
A. Design Flowchart
A cost-volume-reliability Pareto optimization scheme is proposed for the microinverter, as shown in Fig. 26.
The system specifications, i.e., the dc-link voltage Vdc, the grid voltage Vg , the maximum input power PPV,max,
and the real-field mission profile (solar irradiance SI and ambient temperature Ta), are predetermined parameters.
Regarding the design variables, multiple parameters can be identified, including the power Pdzn at which the
inductor is optimized, the filter inductance Lf , the number of die units (Nunit representing the current rating)
inside a GaN eHEMT for S7 − S10, the magnetic core dimension Dcore and Litz wire gauge GLitz for Lf . The
first three design parameters, Pdzn, Nunit, and Lf , influence the inductor current and switching frequency, whereas
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Fig. 26. Flowchart of the proposed reliability-oriented design.
Dcore and GLitz only affect the inductor design optimization. Each design parameter is defined as a vector and its
value varies within a range.
Firstly of all, each combination of Pdzn, Nunit, and Lf is used to generate the real-time inductor current iL(ω0t),
over a line cycle. Together with different magnetic core dimensions Dcore and Litz wire gauges GLitz , the derived
real-time current is then used to optimize the inductor design, yielding the optimal inductor parameters (i.e., the
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Fig. 27. Mission profile and calculated annual temperature profiles of the GaN eHEMT junction and the enclosure when the PV microinverter
operates in Arizona, US. (a) Annual mission profile: the ambient temperature Ta, the solar irradiance SI , and the maximum power Pmpp with
the 60-cell PV module, JinkoSolar JKM300M-60; (b) Temperature profiles of the microinverter with design parameter set A: Pdzn = 300 W,
S7 − S10 = GS66502B (Nunit = 2), Lf = 375 µH, inductor core Dcore = ER18/3.2/10, Litz wire gauge GLitz = AWG46; in this case,
the inductor optimization yields Nturn = 173, Nstr = 19, and lg = 0.303 mm. (b) Temperature profiles of the microinverter with design
parameter set B: Pdzn = 250 W, S7 − S10 = GS66508B (Nunit = 8), Lf = 125 µH, inductor core Dcore = ER32/6/25, Litz wire gauge
GLitz = AWG46; in this case, the inductor optimization yields Nturn = 20, Nstr = 481, and lg = 0.142 mm.
number of turns Nturn, the number of strands Nstr, and the air gap lg) for the minimum inductor power loss.
Thus, a design space X(Pdzn, Nunit, Lf , Dcore, GLitz) can be obtained and further evaluated with respect to the
cost and volume characteristics.
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Then, the reliability and annual energy loss of the design space X(Pdzn, Nunit, Lf , Dcore, GLitz) are assessed,
as shown on the right red block of Fig. 26. The real-field mission profile, i.e., the solar irradiance (SI ) and ambient
temperature Ta directly determines the electrical and thermal loadings, and thus affects the degradation process of
the components inside the PV microinverter. With a PV panel model and an MPPT control algorithm, the long-term
mission profile can be translated into the real-time voltage and power at the maximum power point, VPV,mpp(t)
and PPV,mpp(t), which are the input of the microinverter. Then the real-time power PPV,mpp(t) and ambient
temperature Ta are sent to calculate the power losses of the GaN eHEMTs and the inductor with the design
database X(Pdzn, Nunit, Lf , Dcore, GLitz). The thermal impedance model built in Section III-C is subsequently
utilized to calculate the junction temperature of the GaN eHEMTs and the hotspot temperature of the inductor. Due
to the interdependece of the power losses and the junction temperature, multiple iterations will be executed in this
stage. The rainflow counting algorithm [74] is employed to extract the number of temperature cycles with different
characteristics (e.g., the mean junction temperature Tjm, and the temperature swing ∆Tj). After that, the lifetime
and damage accumulation models (22)-(23) can be used to estimate the accumulated damage over a year. Meanwhile,
the annal energy loss on the GaN eHEMTs and inductor can also be calculated for each design. As results, the
annual damage Dmg and energy loss Eloss of the whole design database X(Pdzn, Nunit, Lf , Dcore, GLitz) can be
obtained.
Four objectives are selected for the inverter, i.e., the cost of GaN eHEMTs and inductor Cost, the induc-
tor volume Vol, the annual damage of GaN eHEMTs Dmg, and the annual energy loss of the inverter stage
El,inv. It is preferable to minimize all these objectives, Cost(X), Vol(X), Dmg(X), El,inv(X) in the design space
X(Pdzn, Nunit, Lf , Dcore, GLitz). With the multiobjective genetic algorithm [75], the Cost-Vol-El,inv-Dmg Pareto-
optimal front can be generated, which could help designers make the trade-off among cost, volume, energy loss
and reliability.
B. Cost-Volume-Reliability/Energy Loss Pareto Optimization
As a case study, it is assumed that the PV microinverter will be operating in Arizona, US, where the solar
irradiance is abundant over the whole year. Fig. 27(a) shows its annual solar irradiance SI and ambient temperature
Ta. As can be seen, its maximum daily solar irradiance is approximately 1000 W/m2 throughout the whole year.
A 60-cell PV module, JinkoSolar JKM300M-60, is assumed to supply the microinverter. The dc-dc stage enables
the PV module to operate at the maximum power points (MPPs) irrespective of the solar irradiance SI and ambient
temperature Ta. Based on the I-V characteristics of the PV module JinkoSolar JKM300M-60, the annual PV output
power at the maximum power point Pmpp can be obtained, as shown in Fig. 27(a).
Five design variables have been identified and their ranges are as follows:
• the power on which the design is based, Pdzn = 50 W, 100 W, ..., 300 W;
• the number of die units inside the GaN eHEMT, Nunit = 2, 4, 8;
• the filter inductance, Lf = 50µH, 75µH, ..., 375µH;
• the core dimension of Lf , Dcore = ER18/3.2/10, ER23/3.6/13, ER25/6/15, ER32/6/25;
• the Litz wire gauge of Lf , GLitz = AWG38, AWG40, AWG42, AWG44, AWG46.
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Fig. 28. Inverter cost, inductor volume, annual energy loss and annual damage for each design in the space X: (a) Cost-Vol-Dmg Pareto-optimal
front; (b) Cost-Vol-El,inv Pareto-optimal front; (c) projection of the Cost-Vol-Dmg and Cost-Vol-El,inv Pareto-optimal points on the Cost-Vol plane;
(d) Cost-Dmg Pareto-optimal front.
With the proposed reliability-oriented design method (see Fig.26), a space or database containing 5040 design
options can be generated. For each design, the inductor is optimized to achieve the minimum power loss by finely
tuned parameters, i.e., the number of turns Nturn, the number of strands Nstr and the length of air gap lg .
Figs. 27(b) and (c) show the junction and enclosure temperature profiles of the PV microinverter with two design
cases:
Case A: Pdzn = 300 W, S7−S10 = GS66502B (Nunit = 2), Lf = 375 µH, inductor core Dcore = ER18/3.2/10,
Litz wire gauge GLitz = AWG46; in this case, the inductor optimization yields Nturn = 173, Nstr = 19, and
lg = 0.303 mm;
Case B: Pdzn = 250 W, S7 − S10 = GS66508B (Nunit = 8), Lf = 125 µH, inductor core Dcore = ER32/6/25,
Litz wire gauge GLitz = AWG46; in this case, the inductor optimization yields Nturn = 20, Nstr = 481, and
lg = 0.142 mm.
As can be seen, the maximum junction temperature of GaN eHEMTs with Case A reaches 99 ◦C, whereas
Case B enables Tj,S7 to fall to 78 ◦C. With a 21-◦C decrease for the maximum junction temperature, the annual
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damage is reduced from 7×10−6 to 4×10−7. A two-day mission profile and junction temperature profiles are also
given in Fig. 27 to make a comparison between the sunny day and cloudy day. When operating in a sunny day, the
temperature profiles of the microinverter are smooth due to smooth solar irradiance. In the cloudy condition, the
solar irradiance varies significantly, then the temperature profiles change as well. However, the temperature changes
are not as drastic as SI due to the thermal capacitances of materials.
For each design in the space X, the inverter cost, inductor volume, annual inverter energy loss, and annual
damage of GaN eHEMTs are evaluated and shown in Fig. 28(a) and (b). Then the Cost-Vol-Dmg and Cost-Vol-
El,inv Pareto-optimal fronts can be identified, as indicated in Fig. 28(a) and (b), respectively. The design variables
have a significant impact on both the annual inverter energy loss and the annual damage of GaN eHEMTs. The
Pareto-front can help to significantly reduce the annual damage and energy loss. Fig. 28(c) depicts the projection of
the Cost-Vol-Dmg and Cost-Vol-El,inv Pareto-optimal points on the Cost-Vol plane. As can be seen, the Cost-Vol-Dmg
and Cost-Vol-El,inv Pareto-optimal points almost overlap on the Cost-Vol plane, implying that the annual damage is
monotone with respect to the annual energy loss. The minimum annual damage of GaN eHEMTs and the minimal
annual inverter energy loss can be simultaneously obtained. Fig. 28(d) shows the Cost-Dmg Pareto-optimal front of
the inverter stage. It is seen that the overall cost is dominated by the employed GaN eHEMTs.
VI. CONCLUSION
This paper discusses the cost-volume-reliability Pareto optimization of a PV microinverter. The operation principle
and characteristics of the inverter are analyzed, and the models of power loss, thermal impedance, lifetime, cost and
volume are built for main components. Finally, a cost-volume-reliability Pareto optimization method is proposed
and executed, yield a Pareto front which enables a design trade-off among the three performance metrics. At a
similar cost and volume, the proposed design could significantly reduce the annual damage and energy loss for the
studied microinverter.
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Abstract—The wear-out performance of an impedance-
source photovoltaic (PV) microinverter (MI) is evaluated 
and improved based on two different mission profiles. The 
operating principle and hardware implementation of the MI 
are firstly described. With the experimental measurements 
on a 300-W MI prototype and system-level finite element 
method (FEM) simulations, the electro-thermal models are 
built for the most reliability-critical components, i.e., power 
semi-conductor devices and capacitors. The dependence 
of the power loss on the junction/hotspot temperature is 
considered, the enclosure temperature is taken into 
account, and the thermal cross-coupling effect between 
components is modeled. Then the long-term junction/ 
hotspot temperature profiles are derived and further 
translated into components’ annual damages with the 
lifetime and damage accumulation models. After that, the 
Monte Carlo simulation and Weibull analysis are conducted 
to obtain the system wear-out failure probability over time. 
It reveals that both the mission profile and the thermal 
cross-coupling effect have a significant impact on the 
prediction of system wear-out failure, and the dc-link 
electrolytic capacitor is the bottleneck of long-term 
reliability. Finally, the multi-mode control with a variable dc-
link voltage is proposed, and a more reliable dc-link 
electrolytic capacitor is employed, which results in a 
remarkable reliability improvement for the studied PV MI. 
 
Index Terms—PV microinverter, reliability, wear out, 
electro-thermal modeling 
I. INTRODUCTION 
VER the last decade, the solar photovoltaic (PV) energy 
continues to experience a significant growth tendency due 
to the dramatic price reduction of PV modules in the world 
market [1], and the progressive evolution of PV converters 
whose efficiency has been reported as high as 99% [2]. 
Compared to the central and string PV inverters, the 
microinverters (MIs) feature more advantages in low power 
applications such as module-level maximum power point 
tracking (MPPT), low PV-system installation effort, and easy 
condition monitoring and failure detection [3]-[5]. However, 
there are also some challenges for PV MIs. First, the MIs are 
normally cooled by natural convection and they are installed 
close to the PV module, which means that they can be subjected 
to a more extreme environment than central inverters typically 
located in climate controlled environment [6]-[7]. In addition, 
there is a trend that the MI will be incorporated into the module 
frame in the future [6]. The lifetime/warranty of PV modules is 
about 25 years, but the inverters have to be replaced every 5 to 
10 years [8]; this implies that the lifetime of the MIs needs to 
be extended to match that of the PV modules. Therefore, 
reliability evaluation and reliability-oriented design of PV MIs 
under a harsh environment is paramount [9]-[10]. 
Recently, increasing efforts have been made to the power 
electronics reliability, especially to discrete components or 
modules (e.g., IGBT, MOSFET, and capacitor) [10]-[20]. Only 
a few works [10], [13], [19] focus on the system-level reliability 
but not for PV module-level power electronics (MLPE). In 
addition, one significant drawback of previous general 
reliability assessments is that the local ambient temperature and 
the thermal cross-coupling effect between components are not 
considered; thus, the reliability performance might be 
overestimated. Based on a failure mode and effects analysis 
(FMEA) survey for MLPE products [21], the loose connection 
of dc input and ac output connectors, wear-out of dc-link 
electrolytic capacitors, varistor failure-short from the surge, and 
degradation of MOSFETs and diodes are identified as the top 
four failure modes; meanwhile, temperature cycling is reported 
as the most important stressor that affects the reliability of 
MLPE products. Only a few studies focused on the MI 
reliability can be found in literature, and most of them use the 
MIL-HDBK-217 handbook [22] to determine the failure rates 
of MIs [20]. Unfortunately, the constant failure rates only 
describe the large-population statistics of random failures, and 
the wear-out failure is not considered. Meanwhile, the MLPE  
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Fig. 1. Schematic of the impedance-source PV microinverter. 
 
 
 
Fig. 2.  Photo of the built PV microinverter prototype. 
 
market is relatively nascent and there is not enough long-term 
usage data or independent reliability testing; therefore, 
accelerated testing of PV MI products is conducted in [6] for a 
long-term reliability prediction. It turns out that the time-to-
failure of MIs from different manufacturers deviates 
significantly due to the design. 
The PV MI system demands a wide input voltage and load 
regulation range at high DC voltage gains [23]. The impedance-
source converters featuring the immunity to shoot-through and 
open states, continuous input current, low inrush current, buck-
boost functionality as well as high control flexibility, and thus 
have recently gained much attention [24]-[25]. In [26], a quasi-
Z-source series resonant dc-dc converter (qZSSRC) is proposed 
for  MLPE applications; with a multimode control, the qZSSRC 
is capable of maintaining high efficiency within the six-fold 
variation of the input voltage (10~60 V). This feature enables the 
implementation of the shade-tolerant (global) MPPT, thus 
ensuring the maximum possible energy yield from the PV 
module even when two out of three substrings are shaded or in 
the conditions of opaque shading which could be caused by the 
fallen leaves or bird droppings [27]. Alternatively to the shoot-
through pulse width modulation (PWM) and phase-shift 
modulation (PSM) in [26], the qZSSRC could also be controlled 
by the asymmetrical PWM [28], variable frequency [29] or the 
topology morphing [30], which significantly widens gain range 
and increases application flexibility. 
Although the impedance-source converters properly match 
the demanding requirements of the PV MLPE application, their 
reliability performance is an open question. This paper aims to 
investigate the wear-out failure of an impedance-source PV MI. 
A mission profile based system-level wear-out assessment 
method is proposed and applied. A detailed electro-thermal 
model is built with the aid of system-level finite element method 
(FEM) simulations and experimental measurements on a 300-W 
MI prototype. Then, the mission profiles are translated into long-
term junction/hotspot temperature profiles and annual damages 
for components. The Monte Carlo simulation and Weibull 
analysis are conducted to obtain the system wear-out failure over 
time. Finally, the variable dc-link voltage control is applied and 
the electrolytic capacitor is replaced with a more reliable one to 
improve system reliability. Compared with conventional 
reliability assessments, several improvements are made: 1) the 
dependence of component power loss on the junction/hotspot 
temperature is experimentally characterized and applied; 2) 
system-level FEM simulations are performed and the enclosure 
temperature is incorporated into the electro-thermal model; 3) 
the thermal cross-coupling effect between components is 
considered and modeled. 
II. SYSTEM DESCRIPTION AND RELIABILITY EVALUATION  
A. System Description 
The schematic of the impedance-source PV MI is shown in 
Fig. 1. The two-stage MI consists of the quasi-Z-source series 
resonant dc-dc converter (qZSSRC) and the full-bridge inverter. 
The detailed operation principle and parameter design guidelines 
have been presented in [26]. There are three operation modes for 
the front-end qZSSRC: 
1) Pass-Through Mode (PTM): The qZSSRC operates as the 
series-resonant converter (SRC) in the DC transformer mode. 
The normalized DC voltage gain is unity [26]: 
 1
2
dc
PTM
PV
V
G
nV
 (1) 
2) Buck Mode: The operation of the qZSSRC is similar to that 
of the SRC with phase-shift modulation (PSM) control at the 
resonant frequency and discontinuous resonant current. The 
latter is due to small leakage inductance values of conventional 
transformers (Q≪1). The normalized DC voltage gain depends 
on the phase shift angle φ and the quality factor Q as in [26]: 
 2 2( )
8
0.5
2
dc
buck DCM
PV
V
G AB A B A
nV Q
 (2) 
where (1 cos[ (1 /180)]) / 2A , 2 /( ) 1B Q , 
and 2(8 ) /sw lk dc dcQ f L P V . 
3) Boost Mode: the voltage is controlled by shoot-through pulse 
width modulation (ST-PWM) implemented as a symmetrical 
overlap of active states. The normalized DC voltage gain in this 
mode depends on the shoot-through duty cycle DST [26]: 
 1
2 1 2
DC
boost
PV ST
V
G
nV D
. (3) 
A 300-W PV MI prototype, consisting of the main circuit, 
auxiliary power supply circuit and microcontroller unit (MCU), 
has been built, as shown in Fig. 2. The detailed specifications 
and parameters are given in Table I. The measured full-load 
waveforms and efficiency curves at different input voltages and 
power levels are shown in Fig. 3. 
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Fig. 3.  Experimental waveforms in the (a) pass-through mode, (b) buck 
mode, and (c) boost mode. (d) Measured grid voltage and current 
waveforms. Measured efficiency curves of (e) the dc-dc stage and (f) the 
whole microconverter including the auxiliary power supply. 
 
TABLE I 
SPECIFICATIONS AND PARAMETERS OF THE MICROINVERTER PROTOTYPE 
Descriptions Parameters 
Input voltage range 1060 V 
Nominal voltage 33 V 
Most probable operating voltage range 2040 V 
Rated power 300 W 
Switch. frequency of dc-dc stage 110 kHz 
Switch. frequency of inverter stage 20 kHz 
Switches SqZS, S1…S4  BSC035N10NS5 
Switches S5…S8 SCT2120AFC 
Diodes D1…D2 C3D02060E 
Capacitors CqZS1 and CqZS2 2.2 mF  12, C1210C225K1R 
Coupled inductor LqZS LmqZS=12 µH, LlkqZS=0.6 µH, custom 
Resonant capacitors C1 and C2 
10 nF // 33 nF, MKP1840310104M 
and B32672Z6333K 
DC-link capacitor Cdc 150 µF, 500-V electrolytic capacitor 
Grid-side LCL filter: capacitor Cf 470 nF, B32653A6474K 
Inductors Lf1 2.6 mH, custom 
Inductors Lf2 1.8 mH, custom 
Transformer TX Lm=1 mH, Llk=24 µH, n=6, custom 
B. Reliability Evaluation Process 
The failure modes of a power electronics system include the 
hardware failure, software failure and human error [10], as 
shown in Fig. 4. The hardware failure consists of the 
catastrophic, random, burn-in and wear-out failures. According 
to the FMEA survey for MLPE products in [21], connector 
contact failure, wear-out of electrolytic capacitor, short-circuit 
of varistor, and degradation of MOSFET/diode are reported as 
the top-four frequently happened failure modes, and the 
temperature cycling is identified as the most critical stressor 
affecting reliability. Therefore, this paper evaluates the wear-out 
failure of critical components, i.e., power semiconductors and 
capacitors, based on the flowchart illustrated in Fig. 4. 
 
Fig. 4.  Failure modes of power electronics systems and evaluation 
flowchart of the hardware wear-out failure probability. 
 
The real-field mission profile, i.e., the solar irradiance (SI) 
and ambient temperature Ta for the PV MI system, directly 
determines the electrical and thermal loadings, and thus affects 
the degradation process of the components. With a PV panel 
model and an MPPT control, the long-term mission profile can 
be translated into the real-time voltage and power at the 
maximum power point, VPV(mpp) and PPV(mpp), which are the input 
of the MI. The power loss and junction/hotspot temperature of a 
component can be subsequently calculated based on the 
electrical and thermal models. The rainflow counting algorithm 
[31] is employed to extract the number of temperature cycles 
with different characteristics (e.g., the mean junction 
temperature Tjm, and the temperature swing Tj). After that, the 
lifetime and damage accumulation models can be used to 
estimate the accumulated damage over a year. The 
junction/hotspot temperature Tj also affects the power loss, 
which is taken into account. When the damage is accumulated to 
1, it is assumed that the component fails. Then the static wear-
out lifetime of a component can be derived. In the real world, 
however, the parameters of the component and lifetime models 
have variations, which would affect the distribution of wear-out  
PV panel 
model and 
MPPT 
control
Electrical 
model
Thermal 
model
SI
Ta
Vmpp
Pmpp
PlossTj
Rainflow 
counting 
algorithm
Lifetime and 
damage 
models
Tj, Tjm
Monte Carlo 
simulation
Weibull 
distribution 
fit
Tj
Ta
Dmg
Parameter 
variations
Component 
parameters: 
Rds,on, ESR, 
Rth, etc.
Lifetime 
parameters:
a, m, etc. 
System 
reliability 
model
...
L
if
e
ti
m
e
n
 s
am
pl
es
Time
p
d
f
1
( )
t
t
f t e
System wear-out 
failure probability
Catastrophic 
failure
Software 
failure 
Human 
error
Random 
failure
Burn-in 
failure 
...F1(t) F2(t) Fn(t)
Series reliability model
Ftot(t) = 1 (1Fi(t) )
Hardware failure
System reliability
Mission profile
0278-0046 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIE.2018.2831643, IEEE
Transactions on Industrial Electronics
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 
 
(a)        (b)
(c)               (d)
Fig. 5.  Measured current characteristics of critical components. (a) RMS 
and (b) off-switching currents of primary-side components in the dc-dc 
stage; (c) RMS currents of secondary-side devices in the dc-dc stage; (d) 
RMS currents of inverter-stage devices. 
 
Fig. 6. Temperature characteristics of MOSFETs and an electrolytic 
capacitor. (a) Dependence of the on-state resistance Rds,on on the junction 
temperature for MOSFETs. (b) Dependence of ESR (at 100 Hz) on the 
hotspot temperature for the aluminum electrolytic capacitor used in the 
prototype. 
 
failure probability. Therefore, a sensitivity analysis—Monte 
Carlo simulation is conducted based on a large population of 
samples. With the Weibull distribution fitting, the probability 
density function (pdf) for each component can be derived; and 
the system wear-out failure probability finally can be obtained 
with the reliability model for a series connected system. 
III. ELECTRO-THERMAL AND LIFETIME MODELING OF 
CRITICAL COMPONENTS 
A. Power Loss Modeling 
1) Power Semiconductor Devices 
The current stress characteristics are measured for critical 
components, as shown in Fig. 5. The power loss of MOSFETs 
consists of the conduction loss PT,con, turn-on loss PT,on, and turn-
off loss PT,off. The conduction loss calculation is straight-forward, 
i.e., 2
, , ,T con T rms ds onP I R , where IT,rms is the root-mean-square 
(RMS) current flowing through the MOSFET and Rds,on 
represents its on-state resistance which is a function of the 
junction temperature (cf. Fig. 6(a)). For the MOSFETs (SqZS, S1-
S4) in the dc-dc converter stage, their soft-switching conditions 
depend on the operation modes, as illustrated in [26]. For the 
inverter stage, the unipolar modulation is applied and the 
MOSFETs are hard-switched. The switching losses of 
MOSFETs are calculated with the model given in [32]. Two SiC 
Schottky diodes C3D02060E are employed for D1-D2, and the 
conduction loss is derived by 2
, , 0 , ,D con D avg D D rms D onP I V I R  , where 
VD0 = 0.98  0.0011 × TjD, RD,on = 0.18 + 0.0018 × TjD [33], and 
TjD is the junction temperature of the diode. 
2) Capacitors 
For the MI, the instantaneous power p(t) contains a fluctuating 
power at twice the line frequency, which is decoupled by the dc-
link capacitor Cdc. The electrical stresses over Cdc can be 
calculated by [34] 
 0 ,/ ( ), / ( 2 )dc dc dc Cdc rms dcV P C V I P V  (4) 
where P is the average power injected to the grid, ΔVdc is the 
peak-to-peak ripple of the capacitor voltage Vdc, and ICdc,rms is the 
RMS current flowing through Cdc. The aluminum electrolytic 
dc-link capacitor Cdc can be modeled as an ideal capacitor in 
series with an equivalent series resistor (ESR) [34]-[35]. There 
are two degradation mechanisms for the electrolytic capacitors 
[9]: chemical reactions due to electrolyte evaporation and 
contaminants, leading to deterioration of the dielectric material; 
localized heating, ion transport, and chemical processes caused 
by the leakage current [36]. The main stressor is the internal 
hotspot temperature Th that is determined by the power loss 
2
, , ( )Cdc loss Cdc rms hP I ESRT . The ESR of an electrolytic capacitor 
is temperature dependent [37]-[38]; the temperature 
characteristic of the used electrolytic capacitor is measured and 
modeled as shown in Fig. 6(b). 
For the ceramic and film capacitors (Cqzs, Cr1-Cr2 and Cf), their 
power losses can be calculated in a similar way. However, their 
temperature characteristics are different from electrolytic 
capacitors. For the polypropylene film capacitors, the 
dependency of their capacitance on the temperature is very weak 
(0.023%/oC); in the meanwhile, the dissipation factor (DF) is 
largely unaffected by temperature [39]-[40]. Similarly, when the 
hotspot temperature is increased from 0 oC to 100 oC, the 
capacitance and DF of X7R ceramic capacitors decrease by only 
5% and 1.5%, respectively [41]. Therefore, the impact of hotspot 
temperature on the power losses of polypropylene film and X7R 
ceramic capacitors are neglected in this paper. 
3) Magnetic Components 
The power losses of magnetic components consist of the core 
loss and the winding loss. The improved generalized Steinmetz 
equation (iGSE) [42] describes core loss, and the winding loss 
can be obtained with the Dowell model [43]-[44]. All the 
magnetic components were implemented with the Ferrite core 
3C95 whose power loss density curve is flat with respect to 
temperature; this holds for various conditions of frequency and 
flux density [45]. Hence, the temperature dependence of the 
power losses in magnetic components is neglected. 
B. Thermal Modeling 
The PV MI is built with a four-layer PCB and is enclosed in 
an aluminum case (200 mm150mm45mm) by natural cooling. 
The case is filled up with elastic 2-component polyurethane 
casting compound [46] whose thermal conductivity (0.7 
W/(Km)) is almost 30 times higher than that of still air. Thus, 
the thermal cross-coupling effect between components (heat 
sources) cannot be neglected. However, most manufacturers 
provide the junction/core-ambient or case-ambient thermal 
resistance of a single component in a specific cooling condition.  
(a) (b)
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Fig. 7.  Structure models of the main components, enclosure and PCB 
(including traces and vias) built in ANSYS/Icepak for FEM simulations. 
The PCB and the enclosure are placed horizontally. The enclosure is 
naturally cooled, i.e., all faces are exposed to the open air. 
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Fig. 8.  (a) FEM simulated and (b) fitted enclosure-to-ambient thermal 
impedance at different power loss levels and enclosure locations. 
 
 
Fig. 9.  Thermal impedance network of an enclosed converter system, 
including the self and mutual junction-enclosure thermal impedances. 
 
Zoom in
Resin inside enclosure 68.49
56.37
44.24
32.12
20.00
Zoom in
26.06
38.18
50.31
62.43
 
Fig. 10. FEM thermal simulation results in the case of total power loss 
Pl,tot = 17.5 W. Temperature contour plane cut in the front view. 
 
 
Apparently, these values cannot be used in the thermal 
analysis. Also, the mutual thermal resistance (thermal cross-
coupling) depends on the heat transfer medium and the 
geometry/layout of components. Therefore, system-level FEM 
simulations are conducted to extract the self and mutual thermal 
resistances. 
1) Enclosure-to-Ambient Thermal Impedance 
The heat conduction, convection and radiation all exist in the 
thermal transfer from the enclosure to the circumstance. The heat 
transfer rate of convection is related to the temperature gap 
between the surface and the circumstance, whereas radiation 
intensity depends on the absolute temperature [47]-[48]. 
The enclosure of the studied MI is a custom hollow elliptical 
cylinder (cf. Fig. 7), which makes it difficult to analytically 
obtain the enclosure-to-ambient thermal impedance Zthea. 
Therefore, multiple FEM simulations with ANSYS/Icepak are 
conducted at different power loss values and enclosure points, as 
shown in Fig. 8(a). It can be seen that the enclosure location has 
a negligible impact on Zthea, i.e., it is almost isothermal, as the 
Aluminum and the filled compound have a high thermal 
conductivities. The enclosure-to-ambient thermal impedance 
Zthea is a function of the total power loss of the MI, Pl, as well as 
time, and can be fitted as a first-order Foster model (cf. Fig.8(b)) 
 /( )(1 e )thea theat R Cthea theaZ R  (5) 
where Cthea is found to be constant as 2673 J/oC but Rthea is a 
function of the total power loss, 0.2163.5thea lR P . It should 
be noted that the enclosure is placed horizontally in all the FEM 
simulations above. If the microinverter is installed vertically in 
practice, then the FEM-simulated thermal resistance is found as 
0.2133.45thea lR P  which is very close to that in the 
horizontal orientation. Hence, for this custom aluminum 
enclosure, it can be assumed that the enclosure-to-ambient 
thermal impedance Zthea is independent of its orientation. 
2) Junction-to-Enclosure Thermal Impedance Network 
Thermal resistance network of a converter with N main 
components (heat sources) is shown in Fig. 9. The mutual 
thermal impedance is present between the components. It is 
difficult to perform the analytical calculation because of the 
irregular geometry of heat transfer medium. Conduction is the 
main heat transfer way inside the compound-filled converter, 
i.e., the components and compound inside the enclosure form a 
linear and time-invariant (LTI) system [49]. Therefore, the 
superposition principle can be applied [50]-[51] and the junction 
temperature for each component can be obtained by 
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t
T t Z t Z t Z t P t
 (6) 
where Tji is the junction/hotspot temperature of component i, 
Zjenn represents the self junction/hotspot-to-enclosure thermal 
impedance, Zjemn denotes the mutual junction/hotspot-to-
enclosure thermal impedance between components m and n, Te 
is the enclosure temperature, Pln is the power loss of the nth 
component, and "*" denotes convolution. 
    Detailed structure models for all main components, enclosure, 
and PCB (including traces and vias) are built in ANSYS/Icepak 
based on real dimensions and material properties, as shown in  
Fig.7. To extract the thermal impedances in (6), multiple system-
level FEM simulations are conducted, as shown in Fig. 10. It can 
be seen that the local ambient temperature of each component 
has no significant difference due to the filled compound. The self 
thermal impedance of S1 and mutual thermal impedances 
between S1 and other components are depicted in Fig. 11(a). The  
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Fig. 11. FEM simulation results for thermal impedances. (a) Junction-
case and junction-enclosure thermal impedances of S1; mutual junction-
enclosure thermal impedances between S1 and other components. Self 
junction-enclosure thermal impedances of (b) semiconductor devices and 
(c) passive components. 
 
self thermal impedance of semiconductor devices and passive 
components are shown in Fig. 11(b) and (c). 
There are 19 main heat sources in the given MI. To speed up 
the subsequent calculation for the long-term junction 
temperature, the adjacent devices with the same part number and 
the same power loss are combined into one heat source. Thus, 
S1-S2, S3-S4, S5-S6, S7-S8, D1-D2 and Cr1-Cr2 are simplified into 
S12, S34, S56, S78, D12 and Cr12, respectively. With the system-level 
FEM simulations, the junction-enclosure thermal resistance (i.e., 
steady-state thermal impedance) matrix also can be obtained: 
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0.96 5 0.5 0 0 0 1 0 0 0 1 0.35 0
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Fig. 12.  (a) Calculated and simulated transient junction temperature 
profile for MOSFETs S5-S8 when the MI is modulated with unipolar PWM 
and injecting active power to the grid. (b) Junction temperature swing of 
S5-S8 with respect to the MI power level. 
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Fig. 13.  Temperature profiles for critical components (S1, S3, S5, Cdc) and 
the enclosure. (a) Aalborg, Denmark, considering the thermal cross-
coupling (TCC); (b) Arizona, USA, considering TCC; (c) Aalborg, 
Denmark, not considering TCC; (d) Arizona, USA, not considering TCC. 
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where the diagonal elements are the self thermal resistances and 
the non-diagonal elements represent the mutual thermal 
resistances. Analyzing the degree of symmetry of (7) yields 
 
|| ( ) / 2 ||
0.39%
|| ( ) / 2 ||
mS
'
je je
'
je je
R R
R R
. (8) 
    This implies that the thermal resistance matrix has a fairly 
high degree of symmetry due to the reciprocity of heat  
conduction [50]-[51]. The thermal impedance Zjemn can be fitted 
as a Kth-order Foster model: 
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/
,
1
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K
t
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k
Z R e  (9) 
where Rjemn and jemn are junction-enclosure thermal resistance 
and time constant between components m and n. The ambient-
enclosure temperature difference and the junction temperature 
of component m can be calculated from the discrete equations: 
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The unipolar pulse width modulation (PWM) [52] is applied 
to the inverter stage, and it is assumed that only active power is 
injected to the grid. During the positive half cycle of the grid 
voltage, S5 and the body diode of S6 turn on alternately, and S8 
and the body diode of S7 conduct alternately. During the negative 
half cycle, S6 and the body diode of S5 turn on alternately, and S7 
and the body diode of S8 conduct alternately. The channel of 
each MOSFET conducts during a half cycle, whereas the body 
diode conducts during the other half cycle. The (conduction and 
switching) power losses of the MOSFET channel and its body 
diode are different, leading to an asymmetrical power loss 
profile for the MOSFETs in the inverter stages, as shown in 
Fig. 12(a). Fig. 12 also presents the calculated and simulated 
junction temperature profiles of S5-S8 for 300-W active power 
injected to the grid. Evidently, their junction temperature profile 
has 50-Hz fluctuations, which are caused by the periodical 
power losses at 50 Hz. The calculations agree well with 
simulations. The amplitude of the 50-Hz temperature swing rises 
with respect to the MI power increase, as indicated in Fig. 12(b). 
C. Lifetime and Damage Accumulation Modeling 
According to the FMEA results in [12] and [18], the 
progressive increase of the on-state resistance (wear-out) of 
MOSFETs is mainly caused by the growth of fatigue cracks and 
voids into the source metal layer. A 20% rise of the on-state 
resistance is chosen as the criteria of wear-out failure and a 
Coffin-Manson law based reliability model is built in [12] 
 ( ) mf jN T  (11) 
where Nf is the number of cycles to failure, Tj is the junction 
temperature swing, and a and m are fitting parameters. 
A widely-used capacitor lifetime model is employed for the 
lifespan projection of capacitors [15], [19] 
 
0
1 2
0 02 ( / )
hT T
n n
cn cL L V V  (12) 
in which Lcn is the lifetime under the thermal and electrical stress 
Th and V, Lc0 is the lifetime under the reference temperature T0 
and the nominal voltage V0. The coefficient n1 is a temperature 
dependent constant, and n2 is the voltage stress exponent. 
For snap-in aluminum electrolytic capacitors, the 
temperature-dependent parameter n1 is 10 and the voltage stress 
exponent n2 is 5 when the applied voltage is 80 %-100 % of the 
rated voltage [53]-[54]. The temperature-dependent parameter 
n1 = 10 also holds for film capacitors [15], [36], [57]. However, 
the voltage stress exponent n2 for film capacitors is reported 
from around 7 to 9.4 in [9], [15], [36], from 5 to 10 in [55], from 
7 to 12 in [56], and 7 in [57]. The discrepancy between the values 
may be attributed to the different technologies adopted by the 
different manufacturers [55]. To have an unbiased lifetime 
estimation of film capacitors, the median value 8.2 is adopted. 
For the ceramic capacitor used, the manufacturer provides the 
coefficients n1 = 8, and n2 = 3 [58]. 
According to the commonly used Miner’s rule [59]-[60], the 
damage accumulates linearly: 
 ( / )mg k fk
k
D n N  (13) 
where nk is the number of cycles with a specific thermal loading 
stress, and Nfk is the number of cycles till failure for the same 
stress. The device fails when the accumulated Dmg reaches 1. 
IV. WEAR-OUT FAILURE ANALYSIS OF THE MICROINVERTER 
A. Static Annual Damage of Components 
The mission profiles from Aalborg, Denmark, and Arizona, 
USA, are applied to the electro-thermal model. Then, the 
junction/hotspot temperature profiles for each component and 
the enclosure temperature can be derived (cf. Fig. 13). The 
resolution is 100 points/s to accommodate 50-Hz junction 
temperature fluctuations of the inverter MOSFETs. If the 
thermal cross-coupling (TCC) effect is not considered, the 
junction/hotspot temperatures of components will be 
underestimated, as shown in Fig. 13(c) and (d). It should be 
noted that a MI is typically installed on the mounting rack of PV 
panels, and thus the real ambient temperature of the MI may be 
higher than the applied one which represents the open-field 
temperature. The PV module degradation is ignored to offset this 
methodology flaw. 
With and without considering the TCC effect, the annual 
damage of each critical component at the two locations is shown 
in Fig. 14(a). It can be observed that the dc-link capacitor Cdc has 
the highest annual damage at both locations, i.e., 0.01 and 0.057 
for Aalborg and Arizona, respectively. Assuming there are no 
other kinds of failures, the corresponding wear-out lifetimes of 
the dc-link capacitor are 100 yrs and 17.54 yrs for the two 
operating locations. However, if the thermal cross-coupling 
effect is not considered, then the annual damages of Cdc at the 
two locations are 0.007 and 0.031, which results in an 
underestimation rate of about 30 %. The mean ambient 
temperature of Arizona over a year, Tam, is 22.34 °C. If the solar 
irradiance of Arizona remains the same, but the mean ambient 
temperature Ta varies, then the annual damage of each 
component will change as well, as shown in Fig. 14(b). It can be 
seen that the annual damages of capacitors rise significantly with 
respect to the increase of Tam, while the damages of 
semiconductors increase slightly. This results from (11) where 
the number of cycles to failure is mainly dependent on the 
junction temperature swing instead of its mean value. 
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Fig. 14. Annual damage to each critical component. (a) Annual damage 
when the MI operates at different locations with and without considering 
the thermal cross-coupling (TCC). (b) Annual damage of each component 
versus the mean ambient temperature in Arizona. 
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Fig. 15.  (a) Probability density functions of the parameters for the dc-link 
capacitor Cdc; (b) Histograms of years to wear-out failure for a population 
of 1×105 capacitor samples operating at two locations, with and without 
considering the TCC effect. 
 
 
B. Monte Carlo Simulation and System Failure Probability 
Due to Wear-out 
There are some uncertainties which may affect the MI lifetime 
in the real-world operation. First, the parameters in the lifetime 
model could vary. For instance, the applied lifetime model for 
MOSFETs is derived from the testing data in [12], and the 
parameters a and m have boundaries. Second, the parameters of 
the employed devices vary, which is caused by the 
manufacturing process variations among the devices with the 
same part number. According the datasheet, the on-state 
resistances of the MOSFETs employed in the two stages vary 
within ±20% and ±10%, respectively. Third, the mission profile 
could also vary due to the climate change. 
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Fig. 16.  (a) Probability density functions of the parameters for S1; (b) 
Histograms of years to wear-out failure for a population of 1×105 samples 
operating at two locations, with and without considering the TCC effect. 
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Fig. 17. Probability curves of wear-out failure for each component and the 
system when operating at (a) Aalborg, Denmark, with considering the 
thermal cross-coupling (TCC) effect; (b) Aalborg, Denmark, without 
considering the TCC effect o; (c) Arizona, US, with considering the TCC 
effect; (d) Arizona, US, without considering the TCC effect. 
 
It is assumed that all the variations mentioned above obey the 
normal distribution. The second and third types of uncertainties  
 (e.g., Rds,on of MOSFET, ESR of capacitor, ambient 
temperature, and solar irradiance) directly affect the 
junction/hotspot temperature. Hence, the junction/hotspot 
temperature swing will vary within a certain range. The 
probability density functions (pdfs) of the parameters of Cdc and 
S1 are shown in Figs. 15(a) and 16(a), considering a 95% 
confidence interval (CI). For other devices, their parameters 
variations are also considered. 
To analyze the impact of all the uncertainties on the system 
wear-out failure, the continuous mission profile should be 
converted into an equivalent static one, which produces the same 
degradation [61]. Then a sensitivity analysis—Monte Carlo 
simulation can be carried out by simultaneously taking into 
account all parameter variations. The population number for 
each sample is 1×105 in the Monte Carlo simulation. The 
histograms of years to wear-out failure for the selected  
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components, Cdc and S5, are shown in Figs. 15(b) and 16(b), 
respectively, which are fitted with the Weibull distribution [61]: 
 
1
( ) , ( ) 1
t t
t
f t e F t e  (14) 
where β is the shape parameters and   is the scale parameter. 
Assume all the considered devices are connected in series in 
the reliability model, i.e., any component failure will lead to 
system failure. Then the system wear-out failure Fsys(t) equals: 
 ( ) 1 (1 ( ))sys iF t F t  (15) 
where Fi(t) represents the cumulative distribution function (cdf) 
of the component wear-out failure. 
Fig. 17 shows the probability curves of wear-out failures for 
components and the system when operating at Aalborg, 
Denmark, and Arizona, US, with and without considering the 
thermal cross-coupling effect. First, it can be seen that the 
mission profile has a strong impact on the wear-out failure: when 
operating in a harsher environment, i.e., Arizona, the wear-out 
failure probabilities before 25-year operation are significantly 
higher. Second, neglecting the thermal cross-coupling effect will 
lead to an obvious underestimation of the wear-out failure 
probability; when operating at Aalborg, the predicted system 
wear-out failure probability before 25 years is 3.34 % (cf. Fig. 
17(a)), whereas the corresponding value is only 1.3 % (cf. Fig. 
17(b)) if neglecting the thermal cross-coupling effect. When 
operating at Arizona, the B10 lifetimes with and without 
considering the thermal cross-coupling effect are 8.3 yrs and 
12.2 yrs (cf. Fig. 17(c) and (d)), respectively, which implies that 
about 45 % lifetime overestimation can be made if neglecting 
the thermal cross-coupling effect. In addition, it can be seen that 
the dc-link electrolytic capacitor Cdc has the highest wear-out 
failure probability when the operating environment is harsh, and 
thus dominates the system wear-out failure. Hence, it can be 
concluded that the dc-link electrolytic capacitor Cdc is the 
bottleneck of 25-year reliable operation for the studied PV MI. 
V. RELIABILITY IMPROVEMENT OF THE MICROINVERTER 
It can be concluded from the reliability evaluation results (cf. 
Fig. 17) that the 25-year wear-out failure probability of the 
studied PV microinverter is high when operating in a harsh 
environment—Arizona, US. Therefore, measures will be taken 
to improve its reliability. 
A. Advanced Multi-Mode Control of the qZSSRC 
The multi-mode control of the qZSSRC [26] results in the 
operation in the pass through mode (PTM) only at the particular 
voltage where (1) holds true for the fixed dc-link voltage. The 
PTM corresponds to the peak efficiency. However, it is not 
necessary for the grid-tied microinverter to have a stable dc-link 
voltage. Hence, an advanced multi-mode control with a variable 
dc-link voltage (cf. Fig. 18(a)) could be implemented on the 
qZSSRC to cover the voltage ranges of the most probable 
maximum power points (MPPs) of the 60- and 72-cell Silicone 
(Si) PV modules in PTM, as shown in Fig. 18(b). The lower 
bound of the PTM range is defined by the peak grid voltage Vg(pk) 
with an assumption that the dc-link voltage is 10 V above that: 
 
( )
1
10
2
g pk
PV
V
V
n
 (16) 
The grid RMS voltage is usually within the range of 207 V to 
253 V, which results in possible variations of the minimum dc-
link voltage VDC(min) from 305 V to 370 V. For the rated grid 
voltage of 230 V, this voltage equals VDC(min) = 335 V. The upper 
bound of the PTM is limited by the voltage rating of the dc-link 
capacitor. Considering the existing technology, the electrolytic 
capacitor rated voltage of 500 V could be recommended. 
Assuming VDC(max) = 460 V, then a safety margin of 40 V is 
achieved: 
 
(max)
2 2
DC
PV
V
V
n
 (17) 
The PTM is active between VPV1 = 28 V and VPV2 = 38 V for 
the nominal grid RMS voltage of 230 V. The control 
characteristic of the qZSSRC shown in Fig. 18(b) at the nominal 
grid voltage features a considerable PTM range owing to the 
proposed advanced multi-mode control. Remarkably, the PTM 
overlaps with the ranges of the most probable MPPs of the 60- 
and 72-cell Si PV modules over the temperature variations 
between 30 °C and 60 °C. This also includes the standard 
nominal operating cell temperature (NOCT) of 45 °C. The MPPs 
outside the PTM correspond to the temperatures that are rarely 
observed in practice. 
The advanced multi-mode control with a variable DC-link 
voltage results in an efficiency improvement by over 2% for the 
PV microinverter, as shown in Fig. 3 and Fig. 19. This means 
that the power losses and the junction/hotspot temperatures of 
components will be reduced, which is beneficial for reliability 
improvement. 
B. Long-Lifetime DC-Link Electrolytic Capacitor 
From Fig. 17(c), it is seen that the long-term (e.g., 25 years) 
reliability bottleneck of the PV microinverter operating in a 
harsh environment is the dc-link electrolytic capacitor Cdc. 
Therefore, Cdc should be selected carefully. In the baseline 
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design, the dc-link employs a cost-optimized 150-µF electrolytic 
capacitor, whose nominal lifetime is 5000 hours at 85 oC. To 
decrease the wear-out failure probability, an emerging high-
reliability electrolytic capacitor (ESR at 100 Hz at 25°C: 0.54 , 
nominal lifetime: 5000 hours @105°C), will be used in the new 
design along with the variable DC-link voltage control. 
TjS1 TjS3 TjS5 TjCdc
Te
Ta
@Arizona w/ TCC
 
Fig. 20.  Calculated temperature profiles of critical components (S1, S3, 
S5, Cdc) and the enclosure of the PV microinverter with the variable dc-
link voltage control when operating in Arizona, US. 
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Fig. 21.  Reliability evaluation results of the PV microinverter with the 
variable dc-link voltage control and the new electrolytic capacitor; the 
mission profile of Arizona is applied: (a) annual damage and (b) wear-out 
failure probabilities of each component and the system. 
 
C. Wear-Out Failure Probability Estimation 
With the advanced multi-mode control and the new DC-link 
capacitor, the temperatures of the selected critical components 
(S1, S3, S5, Cdc) and the enclosure can be obtained, as shown in 
Fig. 20. Compared with the baseline solution, the new design 
enables the microinverter to operate at lower temperatures (cf. 
Fig. 13 and Fig. 20); the maximum temperature reduction is 
about 14 oC. The reliability evaluation procedure is repeated for 
the new design, and the results are shown in Fig. 21. It is seen 
from Figs. 14(a) and 21(a) that the annual damage to each 
component is decreased due to the lower junction/hotspot 
temperature. Particularly, the annual damage to the dc-link 
capacitor Cdc is significantly reduced from 0.057 to 0.0078 
because of the lower hotspot temperature and longer nominal 
capacitor lifetime. Fig. 21(b) shows the probability curves of 
wear-out failure for the components and the system. As can be 
observed, the 25-year wear-out failure probability of each 
component is kept at a low level. The wear-out failure 
probabilities over time obey the Weibull distribution, but the 
shape parameters of the capacitors are larger than those of the 
semiconductors, as illustrated in Fig. 21(b). Therefore, at the 
early stage of life cycle, the system wear-out failure is dominated 
by semiconductors. Nevertheless, the system wear-out failure 
probability over 25-year operation is about 2.8 %, which is a 
dramatic improvement compared to the baseline solution (cf. 
Fig. 17(c)). 
VI. CONCLUSIONS 
The wear-out performance of a 300-W PV microinverter is 
evaluated by applying different mission profiles, experimental 
measurements, system-level FEM simulations, Monte Carlo 
simulation, and Weibull analysis. Harsh operating conditions of 
microinverters compel the enclosure to be filled up with 
thermally conducting casting compound, causing a strong 
thermal cross-coupling effect between components. The 
performed analysis reveals that: 1) the mission profile has a 
significant impact on the system wear-out failure; 2) neglecting 
the thermal cross-coupling effect will lead to a remarkable 
underestimation of the system wear-out failure probability; 3) 
the DC-link electrolytic capacitor is the bottleneck for the long-
term (e.g., 25-year) reliable operation of the studied PV 
microinverter. In order to reduce the system wear-out failure 
probability, the variable DC-link voltage control is applied and 
the original cost-optimized DC-link capacitor is replaced with a 
more reliable aluminum electrolytic capacitor. It is shown that 
the probability of system failure due to wear-out over 25 years 
can be significantly reduced with the new design. 
Nevertheless, the reliability evaluation results need to be 
treated cautiously. The aim of the wear-out failure probability 
prediction is to identify the weakest link in the PV micro-
inverter, and to benchmark different modulation/control/design 
techniques for reliability improvement. The wear-out failure 
probability in real operation may differ from the estimation in 
this paper due to several limitations: 1) the applied empirical 
device lifetime models are derived by accelerated testing at a 
specific condition and may lead to errors due to different 
operating  conditions; 2) depending on the installation position 
of the microinverter, its real ambient temperature may be much 
higher than the open-field ambient temperature; 3) the 
degradation of PV modules will slow down the wear-out of 
microinverters; 4) in addition to wear-out, there are also other 
failure modes (cf. Fig. 4) which may affect the hardware failure, 
but are not taken into account in this paper. 
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